- 您現(xiàn)在的位置：買賣IC網 > PDF目錄382543 > SPT5400 (Fairchild Semiconductor Corporation) 13-BIT, OCTAL VOLTAGE-OUTPUT DAC WITH PARALLEL INTERFACE PDF資料下載
參數(shù)資料
| 型號： | SPT5400 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 13-BIT, OCTAL VOLTAGE-OUTPUT DAC WITH PARALLEL INTERFACE |
| 中文描述： | 13位，八電壓輸出帶有并行接口的數(shù)模轉換器 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 73K |
| 代理商： | SPT5400 |
4
5/15/00
SPT5400
GENERAL CIRCUIT DESCRIPTION
The SPT5400 contains eight 13-bit, voltage-output
DACs. It uses a novel circuit topology to convert the
13-bit digital inputs into equivalent output voltages that
are proportionate to the applied reference voltages. The
SPT5400 has four separate reference voltage (REFxx)
and analog ground (AGNDxx) inputs for each DAC pair.
The REFxx inputs allow for separate full-scale output
voltages for each DAC pair. The AGNDxx inputs allow for
separate offset voltages for each DAC pair.
VOLTAGE REFERENCE AND ANALOG
GROUND INPUTS
The REFxx and AGNDxx inputs set the output range of
the corresponding DAC pair. For a detailed description of
the relationship between the DAC output range and the
REFxx and AGNDxx input voltages, see the Analog Out-
puts section of this datasheet.
The reference input impedance is code dependent. It is at
its highest value when the input code of the correspond-
ing DAC pair is all 1s. It is at its lowest value when the
input code is all 0s. Because the input impedance is code
dependent, load regulation of the reference is critical.
MULTIPLYING OPERATION
Because the reference of the SPT5400 accepts both AC
and DC signals, it can be used for multiplying applica-
tions. The REFxx inputs (which set the full-scale output
voltage for the respective DACs) only accept positive
voltages, so the multiplying operation is limited to two
quadrants. Note that when applying AC signals to the ref-
erence, do not bypass the inputs.
DIGITAL INPUTS AND
MICROPROCESSOR INTERFACE
All digital inputs are TTL/CMOS compatible. The
SPT5400 is compatible with microprocessors having a
minimum 13-bit-wide data bus. The microprocessor inter-
face is double-buffered to allow all the DACs to be simul-
taneously updated.
DAC ADDRESSING AND LATCHING
Each DAC has an input latch that receives data from the
data bus, and a DAC latch that receives data from the
input latch. The address lines (A0–A2) for each DAC in-
put latch are shown in table II. Data is transferred from
the input latch to the DAC latch when
LD
xx is asserted.
The analog output of each DAC reflects the data held in
its corresponding DAC latch. In addition to being latched,
data can be transferred to the DAC directly through
transparent latches.
Table II – DAC Addressing
A2
0
0
0
0
1
1
1
1
A1
0
0
1
1
0
0
1
1
A0
0
1
0
1
0
1
0
1
Function
DAC A input latch
DAC B input latch
DAC C input latch
DAC D input latch
DAC E input latch
DAC F input latch
DAC G input latch
DAC H input latch
The control inputs of the SPT5400 are level triggered,
and are shown in table III. The input latch is controlled by
CS
and
WR
, and the transfer of data to the DAC latch is
controlled by
LD
xx. When
CS
and
WR
are low, the input
latch is transparent. When
LD
xx is low the DAC latch is
transparent. To avoid transferring data to the wrong DAC,
the address lines (A0–A2) must be valid through the time
CS
and
WR
are low. See the timing diagram for specific
timing values. When
CS
and
WR
are high, the data is
latched into the input latch. When
LD
xx is high, the data is
latched into the DAC latch. If
LD
xx is low when
CS
and
WR
are low, then it must be held low for t
3
or longer after
CS
or
WR
goes high.
When
CLR
is low, all DAC outputs are set to their corre-
sponding AGNDxx. When
CLR
toggles from low to high,
1000hex is latched into all input and DAC latches.
Table III – Interface Truth Table
CLR LD
xx
1
1
1
1
1
1
1
0
WR
0
1
x
0
1
x
x
x
CS
0
x
1
0
x
1
x
x
Function
Both latches transparent
Both latches latched
Both latches latched
Input latch transparent
Input latch latched
Input latch latched
DAC latch transparent
All input and DAC latches at
1000hex, outputs at AGNDxx
0
1
1
x
x
x
0
x
DIGITAL CODE
The SPT5400 uses offset binary coding. Conversion to a
13-bit offset binary code from a 13-bit twos-complement
code can be achieved by adding 2
12
= 4096.
相關PDF資料 |
PDF描述 |
|---|---|
| SPT5400SCP | 13-BIT, OCTAL VOLTAGE-OUTPUT DAC WITH PARALLEL INTERFACE |
| SPT5420 | 13-BIT, OCTAL D/A CONVERTER |
| SPT5420SIM | 13-BIT, OCTAL D/A CONVERTER |
| SPT5510 | 16-BIT, 200 MWPS ECL D/A CONVERTER |
| SPT5510SIM | 16-BIT, 200 MWPS ECL D/A CONVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPT5400SCP | 功能描述:數(shù)模轉換器- DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| SPT5420 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:13-BIT, OCTAL D/A CONVERTER |
| SPT5420SIM | 功能描述:數(shù)模轉換器- DAC D/a Converter 13Bit Octal RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| SPT5502 | 制造商:SSDI 制造商全稱:Solid States Devices, Inc 功能描述:1 AMP HIGH VOLTAGE / HIGH SPEED NPN TRANSISTOR |
| SPT5502_1 | 制造商:SSDI 制造商全稱:Solid States Devices, Inc 功能描述:HIGH VOLTAGE / HIGH SPEED NPN TRANSISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。