參數(shù)資料
型號: SP9504KS
英文描述: Quad, 12-Bit, Voltage Output D/A Converter
中文描述: 四,12位電壓輸出D / A轉(zhuǎn)換
文件頁數(shù): 6/11頁
文件大?。?/td> 184K
代理商: SP9504KS
SP9504DS/03
SP9504 Quad, 12-Bit, Voltage Output D/A Converter
6
Copyright 2000 Sipex Corporation
A
1
A
0
CS
WR1
B1/B2
WR2
XFER
CLR
FUNCTION
0
0
0
0
1
1
1
1
X
X
X
0
0
1
1
0
0
1
1
X
X
X
1
0
1
0
1
0
1
0
X
X
X
1
1
1
1
1
1
1
1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1
Address DAC 1 and load input register
Address DAC 1 and load 4 LSBs
Address DAC 2 and load input register
Address DAC 2 and load 4 LSBs
Address DAC 3 and load input register
Address DAC 3 and load 4 LSBs
Address DAC 4 and load input register
Address DAC 4 and load 4 LSBs
Transfer data from input registers to DAC registers
Sets all DAC output voltages to 0V
Temporarily force all DAC output voltages to 0V,
while CLR is low
Invalid state with any other control line active
Invalid state with any other control line active
**
X
1
**
X
1
1
0
0
X
X
X
X
1
X
X
1
X
X
X
X
X
X
X
X
X = Don’t care; ** = Don’t care; however, CS and WR1 = 1 will inhibit changes to the input registers.
To load a 12-bit word to the input register of
each DAC, using an 8-bit data bus, the sequence
is as follows:
1) Set XFER=1, B1/B2=1, CLR=1, WR1=1,
WR2=1, CS=1.
2) Set D11 through D4 to the 8 MSB’s of the
desired digital input code.
3) Load the 8 MSB’s of the digital word to
the selected input register by cycling WR1
and CS through the “1” — “0” — “1”
sequence.
4) Reset B1/B2 from “1” —— “0”
5) Set D11 (MSB) through D8 to the 4 LSB’s
of the digital input code.
6) Load the 4 LSB’s by cycling WR1 and CS
through the “1” — “0” — “1” sequence.
7) Repeat sequence for each input register.
Figure 1. Detailed Block Diagram (only one DAC shown)
USING THE SP9504 WITH
DOUBLE-BUFFERED INPUTS
Loading Data
To load a 12-bit word to the input register of
each DAC, using a 12-bit data bus, the sequence
is as follows:
1) Set XFER=1, B1/B2=1, CLR=1, WR1=1,
WR2=1, CS=1.
2) Set A
and A
(the DAC address) to the
desired DAC — 0,0 = DAC
1
; 0,1 = DAC
2
1,0 = DAC
; 1,1 = DAC
.
3) Set D11 (MSB) through D0 (LSB) to the
desired digital input code.
4) Load the word to the selected DAC by
cycling WR1 and CS through the follow-
ing sequence:
“1” — “0” — “1”
5) Repeat sequence for each input register.
DAC
3 TO 7
DE&
5 BITS
8–BIT
4-BIT
LATCH
DB11 - DB8
DB7 - DB4
Ref In
+
VOUT
4
4
4
4
4
MUX
4
4
4
8
12
DB3 - DB0
INPUT
REGISTER
DAC
REGISTER
40 K
40 K
Table 2. Control Logic Truth Table
相關(guān)PDF資料
PDF描述
SP9600BN 12-Bit, Low Power Voltage Output D/A Converter
SP9600BS 12-Bit, Low Power Voltage Output D/A Converter
SP9600JN 12-Bit, Low Power Voltage Output D/A Converter
SP9600JS 12-Bit, Low Power Voltage Output D/A Converter
SP9600KN 12-Bit, Low Power Voltage Output D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SP959B 制造商:SIPAT 制造商全稱:SIPAT 功能描述:DECT RF Filters
SP959B01-TD01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:China Electronics Technology Group Corporation No.26 Research Institute
SP9600 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter
SP9600AN 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter
SP9600AS 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:12-Bit, Low Power Voltage Output D/A Converter