參數資料
型號: SP8852EKGHCAR
廠商: Mitel Networks Corporation
英文描述: 2·7GHz Parallel Load Professional Synthesiser
中文描述: 2.7 GHz的并聯負載專業(yè)合成器
文件頁數: 3/13頁
文件大?。?/td> 174K
代理商: SP8852EKGHCAR
3
SP8852E
Pin
1-11, 40-44
13 (RF INPUT)
14 (RF INPUT)
17 (LOCK DETECT INPUT)
18 (C-LOCK DETECT)
19 (R
SET
)
20 (CHARGE PUMP OUTPUT)
21 (CHARGE PUMP REF)
22
23
24
F
PD
if pin 23 is high
F
REF
if pin 23 is low
25
F
PD
if pin 23 is low
F
REF
if pin 23 is high
27 (Ref. oscillator capacitor)
28 (REF IN/XTAL)
29-37
38 (ADDRESS)
39 (STROBE)
Description
These are the inputs to the 16-bit data bus. When pin 38 is high the data goes to the buffers for
the A counter, M counter and phase detector gain. When pin 38 is low the data goes to the buffers
for the reference counter and the phase detector state (see Table 4). Open circuit = 1 (high) on
these pins. Data is transparent from pins to the selected buffers when pin 39 (STROBE) is high
and frozen in buffers when pin 39 is low.
Balanced inputs to the RF preamplifier. For single-ended operation the signal is AC-coupled into
pin 13 with pin 14 AC-decoupled to ground (or vice-versa). Pins 13 and 14 are internally DC
biased.
A current sink into this pin is enabled when the lock detect circuit indicates lock. Used to give
an external indication of phase lock.
A capacitor connected to this point determines the lock detect integrator time constant and can
be used to vary the sensitivity of the phase lock indicator.
An external resistor from pin 19 to V
CC
sets the charge pump output current.
The phase detector output is a single ended charge pump sourcing or sinking current to the
inverting input of an external loop filter. The direction is controlled by bit 12 of the reference word.
For bit 12 = 1 and F
PD
or RF phase leads Ref phase pin 20 will sink current (see Table 3).
Connected to the non-inverting input of the loop filter to set the optimum DC bias.
Not Connected.
Not connected.
RF divider output pulses. F
PD
= RF input frequency/(M.N
1
A). Pulse width = 8 RF input cycles
(1 cycle of the divide by 8 prescaler output).
Reference divider output pulses. F
REF
= reference input frequency/R. Pulse width = high period
of Ref input.
Leave open circuit if an external reference is used. See Fig. 5 for typical connection for use as
an onboard crystal oscillator.
This pin is the input buffer amplifier for an external reference signal. This amplifier provides the
active element if an onboard crystal oscillator is used.
Not connected.
Controls which buffer the data on the input bus goes to. Pin 38 high sends data to the RF divider
group of functions. Pin 38 low sends data to the Ref divider group of functions (see Fig. 6). Open
circuit = high.
When pin 39 is high the A, M, and R counters are held in the reset state and the charge pump
output is disabled. The data on the input bus is loaded into the buffers selected by the ADDRESS
input state (pin 38) when pin 39 goes low. When pin 39 is low the data is fixed in the buffers, the
buffers are loaded into the counter and control register, all the counters are active, and the
charge pump is enabled. Open circuit = high.
Table 1 Pin descriptions
相關PDF資料
PDF描述
SP8854EKGHCAR 2·7GHz Parallel Load Professional Synthesiser
SP8854 MOSFET; Transistor Polarity:N Channel; Drain Source Voltage, Vds:30V; Continuous Drain Current, Id:20A; On-Resistance, Rds(on):7mohm; Rds(on) Test Voltage, Vgs:10V; Package/Case:TO-252; Leaded Process Compatible:Yes
SP8854E 2·7GHz Parallel Load Professional Synthesiser
SP8854EIGHCAR 2·7GHz Parallel Load Professional Synthesiser
SP8858 1.5GHz Professional Synthesiser(用于鎖相環(huán)信號合成的1.5GHz專業(yè)合成器)
相關代理商/技術參數
參數描述
SP8853 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:1·3GHz Professional Synthesiser
SP8853/A/DG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
SP8853/A/HC 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
SP8853/AC/DG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
SP8853/AC/HC 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: 制造商:ZARLINK 功能描述: