- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373484 > SNJ54LV74AFK (Texas Instruments, Inc.) DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS PDF資料下載
參數(shù)資料
| 型號： | SNJ54LV74AFK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| 中文描述： | 雙上升沿觸發(fā)的D型觸發(fā)器 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 445K |
| 代理商： | SNJ54LV74AFK |
SCLS381L AUGUST 1997 REVISED APRIL 2005
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
switching characteristics over recommended operating free-air temperature range,
V
CC
= 3.3 V
±
0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
LOAD
TA = 25
°
C
TYP
140*
SN54LV74A
MIN
70*
SN74LV74A
MIN
70
UNIT
(OUTPUT)
CAPACITANCE
MIN
80*
MAX
MAX
MAX
fmax
CL = 15 pF
CL = 50 pF
MHz
50
90
45
45
tpd
PRE or CLR
Q or Q
CL = 15 pF
6.9*
12.3*
1*
14.5*
1
14.5
ns
CLK
7.9*
11.9*
1*
14*
1
14
tpd
PRE or CLR
CLK
Q or Q
CL = 50 pF
9.2
10.2
15.8
15.4
1
1
18
1
1
18
ns
17.5
17.5
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
±
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
LOAD
TA = 25
°
C
TYP
180*
SN54LV74A
SN74LV74A
UNIT
(OUTPUT)
CAPACITANCE
MIN
130*
MAX
MIN
110*
MAX
MIN
110
MAX
fmax
CL = 15 pF
CL = 50 pF
MHz
90
140
75
75
tpd
PRE or CLR
Q or Q
CL = 15 pF
5*
7.7*
1*
9*
1
9
ns
CLK
5.6*
7.3*
1*
8.5*
1
8.5
tpd
PRE or CLR
CLK
Q or Q
CL = 50 pF
6.6
7.2
9.7
9.3
1
1
11
1
1
11
ns
10.5
10.5
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, V
CC
= 3.3 V, C
L
= 50 pF, T
A
= 25
°
C (see Note 6
)
PARAMETER
SN74LV74A
UNIT
MIN
TYP
MAX
VOL(P)
VOL(V)
VOH(V)
VIH(D)
VIL(D)
NOTE 6: Characteristics are for surface-mount packages only.
Quiet output, maximum dynamic VOL
Quiet output, minimum dynamic VOL
Quiet output, minimum dynamic VOH
High-level dynamic input voltage
0.1
0.8
V
0
0.8
V
3.2
V
2.31
V
Low-level dynamic input voltage
0.99
V
operating characteristics, T
A
= 25
°
C
PARAMETER
TEST CONDITIONS
VCC
3.3 V
TYP
21
UNIT
Cpd
Power dissipation capacitance
CL = 50 pF,
f = 10 MHz
pF
5 V
23
相關PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV74AJ | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| SNJ54LV74AW | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| SNJ54LVT16646WD | 3.3V ABT 16 BIT BUS TRANSCEIVERS AND REGISTERS WITH 3 STATE OUTPUTS |
| SNJ54LVT8986HV | 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS |
| SNJ54LVTH241W | 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。