- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365658 > SNJ54LV595AJ (Texas Instruments, Inc.) 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS PDF資料下載
參數(shù)資料
| 型號： | SNJ54LV595AJ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| 中文描述： | 8位移位寄存器3態(tài)輸出寄存器 |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 492K |
| 代理商： | SNJ54LV595AJ |
SCLS414N APRIL 1998 REVISED APRIL 2005
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register.
The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage
register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output
for cascading. When the output-enable (OE) input is high, all outputs except Q
H
′
are in the high-impedance
state.
Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both
clocks are connected together, the shift register always is one clock pulse ahead of the storage register.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the
outputs, preventing damaging current backflow through the devices when they are powered down.
FUNCTION TABLE
INPUTS
FUNCTION
SER
SRCLK
SRCLR
RCLK
OE
X
X
X
X
H
Outputs QAQH are disabled.
Outputs QAQH are enabled.
Shift register is cleared.
X
X
X
X
L
X
X
L
X
X
L
↑
H
X
X
First stage of the shift register goes low.
Other stages store the data of previous stage, respectively.
H
↑
H
X
X
First stage of the shift register goes high.
Other stages store the data of previous stage, respectively.
X
X
X
↑
X
Shift-register data is stored in the storage register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV595AW | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| SN74LV595 | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| SN74LV595APWG4 | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| SN54LV595A | Octal D-Type Flip-Flop; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000 |
| SN54LV595AFK | Octal D-Type Flip-Flop; Package: SOEIAJ-20; No of Pins: 20; Container: Rail; Qty per Container: 40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。