- 您現(xiàn)在的位置：買賣IC網 > PDF目錄365658 > SNJ54LV595AFK (Texas Instruments, Inc.) 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS PDF資料下載
參數資料
| 型號： | SNJ54LV595AFK |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| 中文描述： | 8位移位寄存器3態(tài)輸出寄存器 |
| 文件頁數： | 8/20頁 |
| 文件大小： | 492K |
| 代理商： | SNJ54LV595AFK |
SCLS414N APRIL 1998 REVISED APRIL 2005
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, V
CC
= 3.3 V
±
0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25
°
C
MIN
5.5
SN54LV595A
MIN
5.5
SN74LV595A
MIN
5.5
UNIT
MAX
MAX
MAX
SRCLK high or low
tw
Pulse duration
RCLK high or low
5.5
5.5
5.5
ns
SRCLR low
SER before SRCLK
↑
SRCLK
↑
before RCLK
↑
SRCLR low before RCLK
↑
SRCLR high (inactive) before SRCLK
↑
SER after SRCLK
↑
5
5
5
3.5
3.5
3.5
tsu
Setup time
8
8.5
8.5
ns
8
9
9
3
3
3
th
Hold time
1.5
1.5
1.5
ns
This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift
register is one clock pulse ahead of the storage register.
timing requirements over recommended operating free-air temperature range, V
CC
= 5 V
±
0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25
°
C
MIN
5
SN54LV595A
MIN
5
SN74LV595A
MIN
5
UNIT
MAX
MAX
MAX
SRCLK high or low
tw
Pulse duration
RCLK high or low
5
5
5
ns
SRCLR low
SER before SRCLK
↑
SRCLK
↑
before RCLK
↑
SRCLR low before RCLK
↑
SRCLR high (inactive) before SRCLK
↑
SER after SRCLK
↑
5.2
5.2
5.2
3
3
3
tsu
Setup time
5
5
5
ns
5
5
5
2.5
2.5
2.5
th
Hold time
2
2
2
ns
This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift
register is one clock pulse ahead of the storage register.
(
%2&
+%")"'!&
"'&2% !* "!&&#%
&)!*$'!& "!&"%*& +*!#"
!) %3%-!+$%&. ('*'"%*"
'*% %2&
2!'-. %/'
%%
+*!#"
& % )!*$'3% !*
'' '& !%*
*%%*3%
% *2
&!"%.
+'%
&*#$%&
0!#
!
相關PDF資料 |
PDF描述 |
|---|---|
| SN74LV74ADB | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| SN74LV74ANS | DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
| SN54LV74A | Dual 4-Stage Binary Ripple Counter with Divide-By-2 and Divide-By-5 Sections; Package: SOIC 16 LEAD; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 |
| SN54LV74AJ | Dual 4-Stage Binary Ripple Counter with Divide-By-2 and Divide-By-5 Sections; Package: SOIC 16 LEAD; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 |
| SN54LV74AW | Dual 4-Stage Binary Ripple Counter with Divide-By-2 and Divide-By-5 Sections; Package: TSSOP-16; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。