- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365656 > SNJ54LV20AFK (Texas Instruments, Inc.) DUAL 4 INPUT POSITIVE NAND GATE PDF資料下載
參數(shù)資料
| 型號(hào)： | SNJ54LV20AFK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL 4 INPUT POSITIVE NAND GATE |
| 中文描述： | 陽(yáng)性雙4輸入與非門(mén) |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大?。?/td> | 333K |
| 代理商： | SNJ54LV20AFK |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
SCES339E SEPTEMBER 2000 REVISED APRIL 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2-V to 5.5-V V
CC
Operation
Max t
pd
of 6 ns at 5 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25
°
C
Typical V
OHV
(Output V
OH
Undershoot)
>2.3 V at V
CC
= 3.3 V, T
A
= 25
°
C
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
These dual 4-input positive-NAND gates are
designed for 2-V to 5.5-V V
CC
operation.
The ’LV20A devices perform the Boolean function
Y = A
B
C
D or Y = A + B + C + D in positive
logic.
These
partial-power-down applications using I
off
. The I
off
circuitry
disables
the
damaging current backflow through the devices
when they are powered down.
devices
are
fully
specified
for
outputs,
preventing
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC D
Tube of 50
SN74LV20AD
LV20A
Reel of 2500
SN74LV20ADR
SOP NS
Reel of 2000
SN74LV20ANSR
74LV20A
40
°
C to 85
°
C
SSOP DB
Reel of 2000
SN74LV20ADBR
LV20A
Tube of 90
SN74LV20APW
TSSOP PW
Reel of 2000
SN74LV20APWR
LV20A
Reel of 250
SN74LV20APWT
TVSOP DGV
Reel of 2000
SN74LV20ADGVR
LV20A
CDIP J
Tube of 25
SNJ54LV20AJ
SNJ54LV20AJ
55 C to 125 C
CFP W
LCCC FK
Tube of 150
Tube of 55
SNJ54LV20AW
SNJ54LV20AFK
SNJ54LV20AW
SNJ54LV20AFK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright
2005, Texas Instruments Incorporated
SN54LV20A . . . FK PACKAGE
(TOP VIEW)
SN54LV20A . . . J OR W PACKAGE
SN74LV20A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
NC No internal connection
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1B
NC
1C
1D
1Y
GND
V
CC
2D
2C
NC
2B
2A
2Y
3
2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2C
NC
NC
NC
2B
NC
NC
1C
NC
1D
1
1
N
2
2
V
2
1
G
N
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
!"#
#$#
%
#&'!$#
''"#
$ & ()*$#
$"+ '
#&'!
-$''$#.+
"#/
("&$#
'#
($'$!""'+
("' " "'! & ",$
('"#/
#'!"#
$#$'
"
# #""$'*.
#*"
& $**
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV20AJ | DUAL 4 INPUT POSITIVE NAND GATE |
| SNJ54LV20AW | Small Signal Amplifier NPN; Package: SOT-23 (TO-236) 3 LEAD; No of Pins: 3; Container: Tape and Reel; Qty per Container: 3000 |
| SN54LV20A | Octal Inverting Buffer/Line Driver/Line Receiver, 3 State; Package: 20 LEAD PDIP; No of Pins: 20; Container: Rail; Qty per Container: 18 |
| SN74LV221ADBR | DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT TRIGGER INPUTS |
| SNJ54LV221AFK | Small Signal General Purpose Transistor-NPN; Package: SOT-23 (TO-236) 3 LEAD; No of Pins: 3; Container: Tape and Reel; Qty per Container: 3000 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。