- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98140 > SNJ54LV163AW (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | SNJ54LV163AW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計(jì)數(shù)器 |
| 英文描述： | LV/LV-A/LVX/H SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16 |
| 封裝： | CERAMIC, DFP-16 |
| 文件頁數(shù)： | 25/26頁 |
| 文件大?。?/td> | 846K |
| 代理商： | SNJ54LV163AW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁
SN54LV163A, SN74LV163A
4-BIT SYNCHRONOUS BINARY COUNTERS
SCLS405F APRIL 1998 REVISED APRIL 2005
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing
requirements
over
recommended
operating
free-air
temperature
range,
VCC = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV163A
SN74LV163A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration, CLK high or low
7
ns
CLR
6
t
Set p time before CLK
↑
Data (A, B, C, and D)
7.5
8.5
ns
tsu
Setup time before CLK
↑
ENP, ENT
9.5
11
ns
LOAD low
10
11.5
th
Hold time, all synchronous inputs after CLK
↑
1.5
ns
timing
requirements
over
recommended
operating
free-air
temperature
range,
VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV163A
SN74LV163A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration, CLK high or low
5
ns
CLR
4
t
S t
ti
b f
CLK
↑
Data (A, B, C, and D)
5.5
6.5
ns
tsu
Setup time before CLK
↑
ENP, ENT
7.5
9
ns
LOAD low
8
9.5
th
Hold time, all synchronous inputs after CLK
↑
1
ns
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV163A
SN74LV163A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration, CLK high or low
5
ns
CLR
3.5
t
S t
ti
b f
CLK
↑
Data (A, B, C, and D)
4.5
ns
tsu
Setup time before CLK
↑
ENP, ENT
5
6
ns
LOAD low
5
6
th
Hold time, all synchronous inputs after CLK
↑
1
ns
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV20AFK | LV/LV-A/LVX/H SERIES, DUAL 4-INPUT NAND GATE, CQCC20 |
| SN74LV20APWTE4 | LV/LV-A/LVX/H SERIES, DUAL 4-INPUT NAND GATE, PDSO14 |
| SNJ54LV27AJ | LV/LV-A/LVX/H SERIES, TRIPLE 3-INPUT NOR GATE, CDIP14 |
| SNJ54LV32AW | LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, CDFP14 |
| SNJ54LV393AW | LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。