
SCLS394H APRIL 1998 REVISED APRIL 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2-V to 5.5-V V
CC
Operation
Max t
pd
of 9 ns at 5 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25
°
C
Typical V
OHV
(Output V
OH
Undershoot)
>2.3 V at V
CC
= 3.3 V, T
A
= 25
°
C
Support Mixed-Mode Voltage Operation on
All Ports
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
The
positive-NAND gates designed for 2-V to 5.5-V
V
CC
operation.
The ’LV132A devices perform the Boolean
function Y = A
B or Y = A + B in positive logic.
’LV132A
devices
are
quadruple
Each circuit functions as a NAND gate, but
because of the Schmitt action, it has different input
threshold levels for positive- and negative-going
signals.
These circuits are temperature compensated and
can be triggered from the slowest of input ramps
and still give clean jitter-free output signals.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC D
Tube of 25
SN74LV132AD
LV132A
Reel of 2500
SN74LV132ADR
SOP NS
Reel of 2000
SN74LV132ANSR
74LV132A
40
°
C to 85
°
C
SSOP DB
Reel of 2000
SN74LV132ADBR
LV132A
Tube of 90
SN74LV132APW
TSSOP PW
Reel of 2000
SN74LV132APWR
LV132A
Reel of 250
SN74LV132APWT
TVSOP DGV
Reel of 2000
SN74LV132ADGVR
LV132A
CDIP J
Tube of 25
SNJ54LV132AJ
SNJ54LV132AJ
55 C to 125 C
CFP W
LCCC - FK
Tube of 150
Tube of 55
SNJ54LV132AW
SNJ54LV132AFK
SNJ54LV132AW
SNJ54LV132AFK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
2005, Texas Instruments Incorporated
!"#$%&' #"'('
')"*%("' #$**&' ( ") +$,-#("' !(&. *"!$#
+)#("'
+&* & &*% ") &/(
*"!$#"'
+*"#&'2
!"& '" '&(*-1
+(*(%&&*.
#"')"*% "
'*$%&'
('!(*! 0(**('1.
'#-$!& &'2
") (--
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SN54LV132A . . . J OR W PACKAGE
SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
3
2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
1
1
N
3
3
V
4
2
G
N
SN54LV132A . . . FK PACKAGE
(TOP VIEW)
NC No internal connection
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1B
1Y
2A
2B
2Y
GND
V
CC
4B
4A
4Y
3B
3A
3Y
4A
NC
4Y
NC
3B
1Y
NC
2A
NC
2B