![](http://datasheet.mmic.net.cn/300000/SNJ54LV126AFK_datasheet_16215792/SNJ54LV126AFK_1.png)
SCES131H MARCH 1998 REVISED APRIL 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2-V to 5.5-V V
CC
Operation
Max t
pd
of 6.5 ns at 5 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25
°
C
Typical V
OHV
(Output V
OH
Undershoot)
>2.3 V at V
CC
= 3.3 V, T
A
= 25
°
C
Support Mixed-Mode Voltage Operation on
All Ports
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
These quadruple bus buffer gates are designed
for 2-V to 5.5-V V
CC
operation.
The ’LV126A devices feature independent line
drivers with 3-state outputs. Each output is
disabled when the associated output-enable (OE)
input is low.
To ensure the high-impedance state during power
up or power down, OE should be tied to GND
through a pulldown resistor; the minimum value of
the resistor is determined by the current-sourcing
capability of the driver.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC D
Tube of 50
SN74LV126AD
LV126A
Reel of 2500
SN74LV126ADR
SOP NS
Reel of 2000
SN74LV126ANSR
74LV126A
40
°
C to 85
°
C
SSOP DB
Reel of 2000
SN74LV126ADBR
LV126A
Tube of 90
SN74LV126APW
TSSOP PW
Reel of 2000
SN74LV126APWR
LV126A
Reel of 250
SN74LV126APWT
TVSOP DGV
Reel of 2000
SN74LV126ADGVR
LV126A
CDIP J
Tube of 25
SNJ54LV126AJ
SNJ54LV126AJ
55 C to 125 C
CFP W
LCCC FK
Tube of 150
Tube of 55
SNJ54LV126AW
SNJ54LV126AFK
SNJ54LV126AW
SNJ54LV126AFK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
2005, Texas Instruments Incorporated
!
"#$%&'( $#()(! *
(+#,&)#( $%,,'( )! #+ -%./$)#( ")'0 ,#"%$! $#(+#,& #
!-'$+$)#(!
-', ' ',&! #+ '1)! (!,%&'(! !)(")," 2),,)(30
,#"%$#(
-,#$'!!(4 "#'! (# ('$'!!),/3 ($/%"' '!(4 #+ )//
-),)&'',!0
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1OE
1A
1Y
2OE
2A
2Y
GND
V
CC
4OE
4A
4Y
3OE
3A
3Y
SN54LV126A . . . J OR W PACKAGE
SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
3
2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
4A
NC
4Y
NC
3OE
1Y
NC
2OE
NC
2A
1
1
N
3
3
V
4
2
G
N
SN54LV126A . . . FK PACKAGE
(TOP VIEW)
NC No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.