- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98107 > SN74AVC16245DGVR (TEXAS INSTRUMENTS INC) AVC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | SN74AVC16245DGVR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | AVC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| 封裝： | GREEN, PLASTIC, TVSOP-48 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 364K |
| 代理商： | SN74AVC16245DGVR |
www.ti.com
FEATURES
DESCRIPTION
136
-128
-144
-160
0.4
0.8
1.2
1.6
2.0
2.4
2.8
170
153
119
102
85
68
51
34
17
0
0.4
0.8
1.2
1.6
2.0
2.4
2.8
3.2
TA = 25°C
Process = Nominal
IOL - Output Current - mA
VCC = 3.3 V
VCC = 2.5 V
VCC = 1.8 V
-Output
V
oltage
-
V
OL
V
TA = 25°C
Process = Nominal
IOH - Output Current - mA
VCC = 3.3 V
VCC = 2.5 V
VCC = 1.8 V
-Output
V
oltage
-
V
OH
V
-80
-96
-112
-32
-48
-64
0
-16
SN74AVC16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES142L – JULY 1998 – REVISED MAY 2005
Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
Member of the Texas Instruments Widebus
Family
Ioff Supports Partial-Power-Down Mode
Operation
EPIC (Enhanced-Performance Implanted
CMOS) Submicron Process
ESD Protection Exceeds JESD 22
DOC (Dynamic Output Control) Circuit
– 2000-V Human-Body Model (A114-A)
Dynamically Changes Output Impedance,
– 200-V Machine Model (A115-A)
Resulting in Noise Reduction Without Speed
Latch-Up Performance Exceeds 250 mA Per
Degradation
JESD 78
Less Than 2-ns Maximum Propagation Delay
Package Options Include Plastic Thin Shrink
at 2.5-V and 3.3-V VCC
Small-Outline (DGG) and Thin Very
Dynamic Drive Capability Is Equivalent to
Small-Outline (DGV) Packages
Standard Outputs With IOH and IOL of ±24 mA
at 2.5-V VCC
A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows
typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a
high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family
Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC) Circuitry
Technology and Applications, literature number SCEA009.
Figure 1. Output Voltage vs Output Current
This 16-bit (dual octal) noninverting bus transceiver is operational at 1.2-V to 3.6-V VCC, but is designed
specifically for 1.65-V to 3.6-V VCC operation.
The SN74AVC16245 is designed for asynchronous communication between data buses. The control-function
implementation minimizes external timing requirements.
This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the
A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR)
input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus, EPIC, DOC are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright 1998–2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74AVC16334DGV | AVC SERIES, 16-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| SN74AVC16373DGV | AVC SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| SN74AVC16501DGG | AVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| SN74AVC16501DGV | AVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| SN74AVC16601DGGR | AVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74AVC16269DGGR | 功能描述:通用總線函數(shù) Reg Bus Ex RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74AVC16269DGVR | 功能描述:通用總線函數(shù) Reg Bus Ex RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74AVC16334DGGR | 功能描述:通用總線函數(shù) 16bit Univ RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74AVC16334DGVR | 功能描述:通用總線函數(shù) 16bit Univ RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74AVC16373DGGR | 功能描述:閉鎖 16bit Transparent RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。