• <li id="xglka"><optgroup id="xglka"><li id="xglka"></li></optgroup></li>
  • 參數(shù)資料
    型號(hào): SN54AS163FKR
    廠商: TEXAS INSTRUMENTS INC
    元件分類: 計(jì)數(shù)器
    英文描述: AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20
    封裝: CERAMIC, CC-20
    文件頁(yè)數(shù): 1/11頁(yè)
    文件大?。?/td> 160K
    代理商: SN54AS163FKR
    SN54ALS160B THRU SN54ALS163B, SN54AS160 THRU SN54AS163
    SN74ALS160B THRU SN74ALS163B, SN74AS160 THRU SN74AS163
    SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
    SDAS024A – D2661, APRIL 1982 – REVISED MAY 1986
    POST OFFICE BOX 655303
    DALLAS, TEXAS 75265
    Copyright
    1986, Texas Instruments Incorporated
    5BASIC
    1
    Internal Look-Ahead for Fast Counting
    Carry Output for n-Bit Cascading
    Synchronous Counting
    Synchronously Programmable
    Package Options include Plastic Small
    Outline Packages, Ceramic Chip Carriers,
    and Standard Plastic and Ceramic 300-mil
    DIPs
    Dependable Texas Instruments Quality and
    Reliability
    description
    These synchronous, presettable counters feature
    an internal carry look-ahead for application in
    high-speed counting designs. The ’ALS160B,
    ’ALS162B, ’AS160, and ’AS162 are decade
    counters, and the ’ALS161B, ’ALS163B, ’AS161,
    and ’AS163 are 4-bit binary counters. Synchro-
    nous operation is provided by having all flip-flops
    clocked simultaneously so that the outputs
    change coincident with each other when so
    instructed by the count-enable inputs and internal
    gating. This mode of operation eliminates the
    output counting spikes that are normally asso-
    ciated
    with
    asynchronous
    (ripple
    clock)
    counters. A buffered clock input triggers the four
    flip-flops on the rising (positive-going) edge of the
    clock input waveform.
    These counters are fully programmable; that is, they may be preset to any number between 0 and 9, or 15. As
    presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs
    to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.
    The clear function for the ’ALS160B, ’ALS161B, ’AS160, and ’AS161 is asynchronous and a low level at the clear
    input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs. This
    synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum
    count desired. The active-low output of the gate used for decoding is connected to the clear input to
    synchronously clear the counter to 0000 (LLLL).
    The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
    additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry
    output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the
    ripple carry output. The ripple carry output (RCO) thus enabled will produce a high-level pulse while the count
    is maximum (9 or 15 with QA high). This high-level overflow ripple carry pulse can be used to enable successive
    cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.
    These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that
    will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function
    of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting
    the stable setup and hold times.
    The SN54ALS160B through SN54ALS163B and SN54AS160 through SN54AS163 are characterized for
    operation over the full military temperature range of – 55
    °C to 125°C. The SN74ALS160B through
    SN74ALS163B and SN74AS160 through SN74AS163 are characterized for operation from 0
    °C to 70°C.
    1
    2
    3
    4
    5
    6
    7
    8
    16
    15
    14
    13
    12
    11
    10
    9
    CLR
    CLK
    A
    B
    C
    D
    ENP
    GND
    VCC
    RCO
    QA
    QB
    QC
    QD
    ENT
    LOAD
    SN54ALS’, SN54AS’ ...J PACKAGE
    SN74ALS’, SN74AS’ ...D OR N PACKAGE
    (TOP VIEW)
    3
    2
    1 20 19
    910 11 12 13
    4
    5
    6
    7
    8
    18
    17
    16
    15
    14
    QA
    QB
    NC
    QC
    QD
    A
    B
    NC
    C
    D
    SN54ALS’, SN54AS’ . . . FK PACKAGE
    (TOP VIEW)
    CLK
    CLR
    NC
    LOAD
    ENT
    RCO
    ENP
    GND
    NC
    NC–No internal connection
    V
    CC
    PRODUCTION DATA information is current as of publication date.
    Products conform to specifications per the terms of Texas Instruments
    standard warranty. Production processing does not necessarily include
    testing of all parameters.
    相關(guān)PDF資料
    PDF描述
    SNJ54ALS162BFKR ALS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20
    SNJ54AS162FKR AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20
    SNJ54ALS160BFKR ALS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20
    SNJ54AS169AFK AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CQCC20
    SNJ54AS194FK AS SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    SN54AS163J 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
    SN54AS175AJ 制造商:Rochester Electronics LLC 功能描述:- Bulk
    SN54AS241AJ 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Non-Inverting 3-ST Bipolar 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OCTAL BUFFER/DRIVER - Rail/Tube
    SN54AS244AJ 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Non-Inverting 3-ST Bipolar 20-Pin CDIP Tube
    SN54AS245J 制造商:Texas Instruments 功能描述:OCTAL BUS TRANSCEIVER - Rail/Tube