- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297418 > SN54ALS174FKR (TEXAS INSTRUMENTS INC) ALS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 PDF資料下載
參數(shù)資料
| 型號： | SN54ALS174FKR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 鎖存器 |
| 英文描述： | ALS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大小： | 116K |
| 代理商： | SN54ALS174FKR |
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175A
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207B – APRIL 1982 – REVISED DECEMBER 1994
Copyright
1994, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
′ALS174 and ′AS174 Contain Six Flip-Flops
With Single-Rail Outputs
′ALS175 and ′AS175A Contain Four
Flip-Flops With Double-Rail Outputs
Buffered Clock and Direct-Clear Inputs
Applications Include:
– Buffer/Storage Registers
– Shift Registers
– Pattern Generators
Fully Buffered Outputs for Maximum
Isolation From External Disturbances
(
′AS Only)
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
These positive-edge-triggered flip-flops utilize
TTL circuitry to implement D-type flip-flop logic. All
have a direct-clear (CLR) input, and the
′ALS175
and
′AS175A feature complementary outputs
from each flip-flop.
Information at the data (D) inputs meeting the
setup-time requirements is transferred to the
outputs on the positive-going edge of the clock
pulse. Clock triggering occurs at a particular
voltage level and is not directly related to the
transition time of the positive-going pulse. When
the clock (CLK) input is at either the high or low
level, the D-input signal has no effect at the output.
These circuits are fully compatible for use with
most TTL circuits.
The SN54ALS174, SN54ALS175, SN54AS174,
and SN54AS175A are characterized for operation
over the full military temperature range of – 55
°C
to 125
°C. The SN74ALS174, SN74ALS175,
SN74AS174,
and
SN74AS175A
are
characterized for operation from 0
°C to 70°C.
SN54ALS175, SN54AS175A ...J PACKAGE
SN74ALS175, SN74AS175A ...D OR N PACKAGE
(TOP VIEW)
SN54ALS174, SN54AS174 ...J PACKAGE
SN74ALS174, SN74AS174 ...D OR N PACKAGE
(TOP VIEW)
32
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
6D
5D
NC
5Q
4D
1D
2D
NC
2Q
3D
SN54ALS174, SN54AS174 . . . FK PACKAGE
(TOP VIEW)
1Q
CLR
NC
CLK
4Q
6Q
3Q
GND
NC
NC – No internal connection
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1D
2D
2Q
3D
3Q
GND
VCC
6Q
6D
5D
5Q
4D
4Q
CLK
32
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
4Q
4D
NC
3D
3Q
1Q
1D
NC
2D
2Q
SN54ALS175, SN54AS175A . . . FK PACKAGE
(TOP VIEW)
1Q
CLR
NC
CLK
3Q
4Q
2Q
GND
NC
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1D
2D
2Q
GND
VCC
4Q
4D
3D
3Q
CLK
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54HC4002J | HC/UH SERIES, DUAL 4-INPUT NOR GATE, CDIP14 |
| SN54HC684WR | HC/UH SERIES, 8-BIT MAGNITUDE COMPARATOR, INVERTED OUTPUT, CDFP20 |
| SN65173N | QUAD LINE RECEIVER, PDIP16 |
| SN55173J | QUAD LINE RECEIVER, PDIP16 |
| SN75173N | QUAD LINE RECEIVER, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ALS174J | 制造商:Texas Instruments 功能描述: |
| SN54ALS191AJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Async Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54ALS193AJ | 制造商:Texas Instruments 功能描述: |
| SN54ALS21AJ | 制造商:Texas Instruments 功能描述:AND Gate 2-Element 4-IN Bipolar 14-Pin CDIP Tube |
| SN54ALS240AJ | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Inverting 3-ST Bipolar 20-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:BFFR/LINE DRVR 8CH INV 3-ST BIPOLAR 20CDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。