- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365626 > SN54AHC595W (Texas Instruments, Inc.) 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54AHC595W |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| 中文描述： | 8位移位寄存器3態(tài)輸出寄存器 |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 446K |
| 代理商： | SN54AHC595W |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
SCLS373I MAY 1997 REVISED JUNE 2004
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Operating Range 2-V to 5.5-V V
CC
8-Bit Serial-In, Parallel-Out Shift
Shift Register Has Direct Clear
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
The ’AHC595 devices contain an 8-bit serial-in,
parallel-out shift register that feeds an 8-bit D-type
storage register. The storage register has parallel
3-state outputs. Separate clocks are provided for
both the shift and storage registers. The shift
register has a direct overriding clear (SRCLR)
input, serial (SER) input, and a serial output for
cascading. When the output-enable (OE) input is
high, all outputs, except Q
H
′
, are in the
high-impedance state.
Both the shift-register clock (SRCLK) and
storage-register clock (RCLK) are positive-edge
triggered. If both clocks are connected together,
the shift register always is one clock pulse ahead
of the storage register.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP N
Tube
SN74AHC595N
SN74AHC595N
SOIC D
Tube
SN74AHC595D
AHC595
Tape and reel
SN74AHC595DR
40
°
C to 85
°
C
SOP NS
Tape and reel
SN74AHC595NSR
AHC595
SSOP DB
Tape and reel
SN74AHC595DBR
HA595
TSSOP PW
Tube
SN74AHC595PW
HA595
Tape and reel
SN74AHC595PWR
CDIP J
Tube
SNJ54AHC959J
SNJ54AHC595J
55 C to 125 C
CFP W
Tube
SNJ54AHC595W
SNJ54AHC595W
LCCC FK
Tube
SNJ54AHC595FK
SNJ54AHC595FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright
2004, Texas Instruments Incorporated
!"#$%& "!&'&
&(!)$'!& "#))%& ' !( *#+,"'!& '%- )!#"
*%"("'!&
*%) % %)$ !( %.'
)!#"!&
*)!"%&1
!%
*')'$%%)-
"!&(!)$ !
/'))'&0-
&)#$%&
'&')
&! &%"%'),0
&",#% %&1
!( ',,
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SN54AHC595 . . . J OR W PACKAGE
SN74AHC595 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)
SN54AHC595 . . . FK PACKAGE
(TOP VIEW)
NC No internal connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Q
B
Q
C
Q
D
Q
E
Q
F
Q
G
Q
H
GND
V
CC
Q
A
SER
OE
RCLK
SRCLK
SRCLR
Q
H
′
3
2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
SER
OE
NC
RCLK
SRCLK
Q
D
Q
E
NC
Q
F
Q
G
Q
N
S
H
Q
G
N
C
Q
B
V
C
Q
A
H
Q
′
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74AHC595NSR | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| SN74AHC595NSRE4 | 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS |
| SN54AHCT125FK | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN74AHCT125DB | CAP .68UF 10V CERAMIC Y5V 0603 |
| SN54AHCT125J | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AHC74 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AHC74_06 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AHC74FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AHC74J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
| SN54AHC74W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。