參數(shù)資料
型號(hào)： SN54AHC125W
廠商： Texas Instruments, Inc.
英文描述： QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
中文描述： 翻兩番總線緩沖器門，三態(tài)輸出
文件頁(yè)數(shù)： 1/19頁(yè)
文件大?。?/td> 650K
代理商： SN54AHC125W
SN54AHC125, SN74AHC125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCLS256J – DECEMBER 1995 – REVISED JULY 2003
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Operating Range 2-V to 5.5-V V
CC
Latch-Up Performance Exceeds 250 mA Per
JESD 17
SN54AHC125 . . . J OR W PACKAGE
SN74AHC125 . . . D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
SN54AHC125 . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1OE
1A
1Y
2OE
2A
2Y
GND
V
CC
4OE
4A
4Y
3OE
3A
3Y
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
4A
NC
4Y
NC
3OE
1Y
NC
2OE
NC
2A
1
1
N
3
3
V
4
2
G
N
NC – No internal connection
SN74AHC125 . . . RGY PACKAGE
(TOP VIEW)
1
14
7
8
2
3
4
5
6
13
12
11
10
9
4OE
4A
4Y
3OE
3A
1A
1Y
2OE
2A
2Y
1
3
V
G
description/ordering information
The ’AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.
Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective
gate passes the data from the A input to its Y output.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
QFN – RGY
PDIP – N
Tape and reel
Tube
SN74AHC125RGYR
SN74AHC125N
HA125
SN74AHC125N
SOIC – D
Tube
SN74AHC125D
AHC125
Tape and reel
SN74AHC125DR
–40
°
C to 85
°
C
SOP – NS
Tape and reel
SN74AHC125NSR
AHC125
SSOP – DB
Tape and reel
SN74AHC125DBR
HA125
TSSOP – PW
Tube
SN74AHC125PW
HA125
Tape and reel
SN74AHC125PWR
TVSOP – DGV
Tape and reel
SN74AHC125DGVR
HA125
CDIP – J
Tube
SNJ54AHC125J
SNJ54AHC125J
–55
°
C to 125
°
C
CFP – W
Tube
SNJ54AHC125W
SNJ54AHC125W
LCCC – FK
Tube
SNJ54AHC125FK
SNJ54AHC125FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright
2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料
PDF描述
SN54AHC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SNJ54AHC132FK QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SNJ54AHC132J QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SNJ54AHC132W QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54AHC132FK QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54AHC126 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126FK 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126J 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*