- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365625 > SN54ACT3641HFP (Texas Instruments, Inc.) 1024 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ACT3641HFP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1024 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY |
| 中文描述： | 1024】36時(shí)鐘先入先出存儲(chǔ)器 |
| 文件頁數(shù)： | 1/26頁 |
| 文件大?。?/td> | 377K |
| 代理商： | SN54ACT3641HFP |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
SN54ACT3641
1024
×
36
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SGBS309A – AUGUST 1995 – REVISED APRIL 1998
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Free-Running CLKA and CLKB Can Be
Asynchronous or Coincident
Clocked FIFO Buffering Data From Port A
to Port B
Memory Size: 1024
×
36
Synchronous Read-Retransmit Capability
Mailbox Register in Each Direction
Programmable Almost-Full and
Almost-Empty Flags
Microprocessor Interface Control Logic
Input-Ready and Almost-Full Flags
Synchronized by CLKA
Output-Ready and Almost-Empty Flags
Synchronized by CLKB
Low-Power 0.8
μ
m Advanced CMOS
Technology
Supports Clock Frequencies up to 50 MHz
Fast Access Times of 15 ns
Released as DSCC SMD (Standard
Microcircuit Drawing) 5962-9560801QYA
and 5962-9560801NXD
Package Options include 132-Pin Ceramic
Quad Flat (HFP) and 120-Pin Plastic Quad
Flat (PCB) Packages
description
The SN54ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies
up to 50 MHz and has read access times as fast as 15 ns. The 1024
×
36 dual-port SRAM FIFO buffers data
from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be
accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost
full and almost empty) to indicate when a selected number of words is stored in memory. Communication
between each port can take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal
when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths.
Expansion is also possible in word depth.
The SN54ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data
transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable
signals. The continuous clocks for each port are independent of one another and can be asynchronous or
coincident. The enables for each port are arranged to provide a simple interface between microprocessors
and/or buses with synchronous control.
The input-ready (IR) flag and almost-full (AF) flag of the FIFO are two-stage synchronized to CLKA. The
output-ready (OR) flag and almost-empty (AE) flag of the FIFO are two-stage synchronized to CLKB. Offset
values for the AF and AE flags of the FIFO can be programmed from port A or through a serial input.
The SN54ACT3641 is characterized for operation over the full military temperature range of – 55
°
C to 125
°
C.
For more information on this device family, see the following application reports:
FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering
(literature number SCAA009)
FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control
(literature number SCAA007)
Metastability Performance of Clocked FIFOs(literature number SCZA004)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
1998, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ACT3641PCB | 1024 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY |
| SN54ACT563FK | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN54ACT563J | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN54ACT563W | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN74ACT563DB | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ACT3641PCB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1024 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY |
| SN54ACT373 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN54ACT373_02 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN54ACT373_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| SN54ACT373FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。