參數(shù)資料
型號: SN54ABTH32543PZ
廠商: Texas Instruments, Inc.
英文描述: 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
中文描述: 36位注冊巴士3收發(fā)態(tài)輸出
文件頁數(shù): 1/9頁
文件大小: 135K
代理商: SN54ABTH32543PZ
SN54ABTH32543, SN74ABTH32543
36-BIT REGISTERED BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS230F – JUNE 1992 – REVISED MAY 1997
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Members of the Texas Instruments
Widebus+
Family
State-of-the-Art EPIC-
ΙΙ
B
BiCMOS Design
Significantly Reduces Power Dissipation
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
Typical V
OLP
(Output Ground Bounce)
< 0.8 V at V
CC
= 5 V, T
A
= 25
°
C
High-Impedance State During Power Up
and Power Down
Released as DSCC SMD 5962-9557801NXD
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
High-Drive Outputs (–32-mA I
OH
, 64-mA I
OL
)
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Package Options Include 100-Pin Plastic
Thin Quad Flat (PZ) Package With
14
×
14-mm Body Using 0.5-mm Lead Pitch
and Space-Saving 100-Pin Ceramic Quad
Flat (HS) Package
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
’ABTH32543 . . . PZ PACKAGE
(TOP VIEW)
1A9
1A10
GND
1A11
1A12
1A13
1A14
GND
1A15
1A16
1A17
1A18
V
CC
2A1
2A2
2A3
2A4
GND
2A5
2A6
2A7
2A8
GND
2A9
2A10
1B9
1B10
GND
1B11
1B12
1B13
1B14
GND
1B15
1B16
1B17
1B18
V
CC
2B1
2B2
2B3
2B4
GND
2B5
2B6
2B7
2B8
GND
2B9
2B10
1
1
1
V
C
G
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
G
1
1
1
G
2
2
2
2
2
2
2
2
2
2
2
2
2
G
2
2
2
2
V
C
50
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
2
The HS package is not production released.
Copyright
1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Widebus+ and EPIC-
ΙΙ
B are trademarks of Texas Instruments Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料
PDF描述
SN54ABTH32543HS 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTH32952 32 Bit Registered Bus Transceivers With 3-State Outputs(32位記錄總線收發(fā)器(三態(tài)輸出))
SN74ABTH32952 32 Bit Registered Bus Transceivers With 3-State Outputs(32位記錄總線收發(fā)器(三態(tài)輸出))
SN54AC16374 16-Bit Edge-Triggered D-type Flip-Flops With 3-State Outputs(16上升沿D觸發(fā)器(三態(tài)輸出))
SN54AC373FK OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54ABTR2245 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS
SN54ABTR2245FK 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS
SN54ABTR2245J 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS
SN54AC00 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54AC00_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATES