- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373432 > SN54ABT162823 (Texas Instruments, Inc.) 18-Bit Bus-Interface Flip-Flops 3-State Outputs(18位總線接口觸發(fā)器(三態(tài)輸出)) PDF資料下載
參數(shù)資料
| 型號： | SN54ABT162823 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 18-Bit Bus-Interface Flip-Flops 3-State Outputs(18位總線接口觸發(fā)器(三態(tài)輸出)) |
| 中文描述： | 18位總線接口觸發(fā)器三態(tài)輸出（18位總線接口觸發(fā)器（三態(tài)輸出）） |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 183K |
| 代理商： | SN54ABT162823 |
SN54ABT162823, SN74ABT162823
18-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCBS473B – JUNE 1994 – REVISED JANUARY 1997
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Output Ports Have Equivalent 25-
Series
Resistors So No External Resistors Are
Required
Members of the Texas Instruments
Widebus
Family
State-of-the-Art EPIC-
ΙΙ
B
BiCMOS Design
Significantly Reduces Power Dissipation
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
Typical V
OLP
(Output Ground Bounce) < 1 V
at V
CC
= 5 V, T
A
= 25
°
C
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB
Layout
Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) Package and
380-mil Fine-Pitch Ceramic Flat (WD)
Package Using 25-mil Center-to-Center
Spacings
description
These 18-bit bus-interface flip-flops feature
3-state outputs designed specifically for driving
highly capacitive or relatively low-impedance
loads. They are particularly suitable for
implementing wider buffer registers, I/O ports,
bidirectional bus drivers with parity, and working
registers.
The ’ABT162823 can be used as two 9-bit
flip-flops or one 18-bit flip-flop. With the
clock-enable (CLKEN) input low, the D-type
flip-flops enter data on the low-to-high transitions
of the clock. Taking CLKEN high disables the
clock buffer, thus latching the outputs. Taking the
clear (CLR) input low causes the Q outputs to go
low independently of the clock.
A buffered output-enable (OE) input places the nine outputs in either a normal logic state (high or low logic level)
or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without
interface or pullup components. OE does not affect the internal operation of the flip-flops. Old data can be
retained or new data can be entered while the outputs are in the high-impedance state.
The outputs, which are designed to source or sink up to 12 mA, include equivalent 25-
series resistors to
reduce overshoot and undershoot.
SN54ABT162823 . . . WD PACKAGE
SN74ABT162823 . . . DL PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1CLR
1OE
1Q1
GND
1Q2
1Q3
V
CC
1Q4
1Q5
1Q6
GND
1Q7
1Q8
1Q9
2Q1
2Q2
2Q3
GND
2Q4
2Q5
2Q6
V
CC
2Q7
2Q8
GND
2Q9
2OE
2CLR
1CLK
1CLKEN
1D1
GND
1D2
1D3
V
CC
1D4
1D5
1D6
GND
1D7
1D8
1D9
2D1
2D2
2D3
GND
2D4
2D5
2D6
V
CC
2D7
2D8
GND
2D9
2CLKEN
2CLK
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
Widebus and EPIC-
ΙΙ
B are trademarks of Texas Instruments Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
1997, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ABT16374AWD | 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54ABT16374 | 16-Bit D-Type Edge-Triggered Flip-Flops With 3-State Outputs(16位邊沿D觸發(fā)器(三態(tài)輸出)) |
| SN54ABT16377 | 16-Bit D-Type Edge-Triggered Flip-Flops With Clock Enable(16位邊沿D觸發(fā)器(時鐘允許)) |
| SN74ABT16377 | 16-Bit D-Type Edge-Triggered Flip-Flops With Clock Enable(16位邊沿D觸發(fā)器(時鐘允許)) |
| SN54ABT16501A | 18-Bit Universal Bus Transceivers With 3-State Outputs(18位通用總線收發(fā)器(三態(tài)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ABT162823A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54ABT162823AWD | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54ABT162825 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| SN54ABT162825WD | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| SN54ABT162827 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。