- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365622 > SN54273W (Texas Instruments, Inc.) OCTAL D-TYPE FLIP-FLOP WITH CLEAR PDF資料下載
參數(shù)資料
| 型號： | SN54273W |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | OCTAL D-TYPE FLIP-FLOP WITH CLEAR |
| 中文描述： | 八路D型倒裝，沒有明確的浮點運(yùn)算 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 95K |
| 代理商： | SN54273W |
8D
7D
6D
5D
4D
3D
2D
1D
CLK
CLR
18
17
14
13
8
7
4
3
11
1
1D
C1
EN
8Q
7Q
6Q
5Q
4Q
3Q
2Q
1Q
19
16
15
12
6
5
2
9
logic symbol
This symbol is in accordance with ANSI/IEEE Std.
91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, J, N, and W packages.
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
Copyright
1988, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Contains Eight Flip-Flops With Single-Rail
Outputs
Buffered Clock and Direct Clear Inputs
Individual Data Input to Each Flip-Flop
Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
description
These monolithic, positive-edge-triggered flip-
flops utilize TTL circuitry to implement D-type
flip-flop logic with a direct clear input.
Information at the D inputs meeting the setup time
requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse. Clock
triggering occurs at a particular voltage level and
is not directly related to the transition time of the
positive-going pulse. When the clock input is at
either the high or low level, the D input signal has
no effect ar the output.
These flip-flops are guaranteed to respond to
clock frequencies ranging form 0 to 30 megahertz
while maximum clock frequency is typically 40
megahertz. Typical power dissipation is 39
milliwatts per flip-flop for the
′
273 and 10 milliwatts
for the
′
LS273.
FUNCTION TABLE
(each flip-flop)
INPUTS
CLOCK
OUTPUT
Q
CLEAR
D
L
X
↑
X
L
H
H
H
H
↑
L
L
L
H
X
Q0
SN54LS273 . . . FK PACKAGE
(TOP VIEW)
SN54273, SN74LS273 . . . J OR W PACKAGE
SN74273 . . . N PACKAGE
SN74LS273 . . . DW OR N PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
V
CC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
8D
7D
7Q
6Q
6D
2D
2Q
3Q
3D
4D
1
1
C
5
8
4
G
C
C
V
5
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LS273FK | 8-Bit Addressable Latch; Package: SOEIAJ-16; No of Pins: 16; Container: Rail; Qty per Container: 50 |
| SN54LS273 | 8-Bit Addressable Latch; Package: SOIC 16 LEAD; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 |
| SN54LS273J | 8-Bit Addressable Latch; Package: SOEIAJ-16; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2000 |
| SN54276 | QUADRUPLE J-K FLIP-FLOPS |
| SN54276J | QUADRUPLE J-K FLIP-FLOPS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54276 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE J-K FLIP-FLOPS |
| SN54276J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE J-K FLIP-FLOPS |
| SN54278 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-BIT CASCADEABLE PRIORITY REGISTERS |
| SN54278J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-BIT CASCADEABLE PRIORITY REGISTERS |
| SN54278W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-BIT CASCADEABLE PRIORITY REGISTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。