參數(shù)資料
型號： SM5905AF
廠商： Seiko NPC Corporation
英文描述： compression and non compression type shock-proof memory controller
中文描述： 壓縮和非壓縮式防震內(nèi)存控制器
文件頁數(shù)： 31/35頁
文件大?。?/td> 200K
代理商： SM5905AF
NIPPON PRECISION CIRCUITS-31
SM5905AF
User bit data
User bit data is data specified by the user. The data
is output, after the Q data has been specified, in the
following sequence.
0
0
0
1
1
1
1
0
0
2
0
0
0
0
0
3
0
0
0
0
0
4
0
0
0
0
0
5
0
0
0
0
0
6
0
0
0
0
0
7
0
0
0
0
0
8
0
0
0
0
0
9
0
0
0
0
0
10
0
0
0
0
0
11
0
0
0
0
0
0
12
24
36
Q
1
Q
2
Q
96
1164
0
1
2
3
4
0
5
0
6
0
0
0
0
0
0
0
0
0
0
0
0
7
0
0
0
0
0
0
0
0
0
0
0
0
8
1
0
0
0
0
0
0
0
0
0
0
0
9
0
0
0
0
0
0
0
0
0
0
0
0
10
0
0
0
0
0
0
0
0
0
0
0
0
11
0
0
0
0
0
0
0
0
0
0
0
0
12
0
CP1
0
0
0
0
0
0
0
0
0
0
13
0
CP2
0
0
0
0
0
0
0
0
0
0
14
0
0
0
0
0
0
0
0
0
0
0
0
15
0
CTL0 CTL1 CTL2 CTL3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
LBIT
0
0
0
0
0
0
0
0
0
0
0
16
32
48
64
80
96
112
128
144
160
176
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
L= 1
0
0
0
0
0
0
0
0
0
0
R= 1
0
0
0
0
0
0
0
0
0
0
- Using Q data
Initially, Q
1
to Q
80
are set using the 87H command,
the DIT flag is set using the 86H command, and
then data is output from DIT according to the digital
audio interface format. Q
81
to Q
96
data are not
required as these are set internally by CRC calcula-
tion.
There are 2 Q data buffers; a data output buffer
and a data storage buffer. As a result, after all data
has been specified in the first data write, only that
data that has changed needs to be written during
the 2nd and subsequent data write operations.
Note that address 1001 is the write stop command
and is, therefore, required after every data write
operation.
When space becomes available in the data output
buffer, QRDY is set to 1 (91H command status bit
S3) to indicate available space and then the con-
tents of the data storage buffer are transferred to
the data output buffer. After data is transferred, a
data write to address 1001 (write stop command)
resets the QRDY flag to 0.
The Q data buffer read access time for a complete
data cycle is approximately 13.3 ms.
Audio channel status
The channel status are information bits transferred
to indicate the audio sample data length, preem-
phasis, sampling frequency, time code, source
number, destination code, and other information.
Seven bits comprising CP1, CP2, LBIT, and CTL0
to CTL3 can be set. All other bits are fixed.
Subframe parity
The parity bit is used to indicate the detection of an
odd number of bit errors. It is set to 1 if the number
of 1s in the digital audio interface 27-bit data is odd,
and is set to 0 if the number of 1s is even. The 27-
bit data plus parity bit form 28-bit data that always
has an even number of 1s.
相關(guān)PDF資料
PDF描述
SM5906AF Shock-proof Memory Controller for Video CD Players
SM5907 compression and non compression type shock-proof memory controller
SM5907AF compression and non compression type shock-proof memory controller
SM6150 Successive-approximation 8-bit A/D Converter
SM6150P Successive-approximation 8-bit A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM5906AF 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:Shock-proof Memory Controller for Video CD Players
SM5907 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller
SM5907AF 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller
SM5908 功能描述:TVS 二極管 - 瞬態(tài)電壓抑制器 1500W 5.0V Unidirect RoHS:否 制造商:Vishay Semiconductors 極性:Bidirectional 工作電壓: 擊穿電壓:58.9 V 鉗位電壓:77.4 V 峰值浪涌電流:38.8 A 系列: 封裝 / 箱體:DO-214AB 最小工作溫度:- 55 C 最大工作溫度:+ 150 C
SM59128 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8-Bits Micro-controller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*