- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9615 > SL28PCIE10ALIT (Silicon Laboratories Inc)IC CLOCK PCIE GEN2 4CH 32QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | SL28PCIE10ALIT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK PCIE GEN2 4CH 32QFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | EProClock® |
| 類型： | 時(shí)鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | PCI Express（PCIe） |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:7 |
| 差分 - 輸入:輸出： | 無(wú)/是 |
| 頻率 - 最大： | 100MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
SL28PCIe10
.......................................Document #: Rev 1.1 Page 9 of 16
Byte 14: Control Register 14
.
PD# (Power down) Clarification
The CK_PWRGD/PD# pin is a dual-function pin. During initial
power up, the pin functions as CK_PWRGD. Once
CK_PWRGD has been sampled HIGH by the clock chip, the
pin assumes PD# functionality. The PD# pin is an
asynchronous active LOW input used to shut off all clocks
cleanly before shutting off power to the device. This signal is
synchronized internally to the device before powering down
the clock synthesizer. PD# is also an asynchronous input for
powering up the system. When PD# is asserted LOW, clocks
are driven to a LOW value and held before turning off the
VCOs and the crystal oscillator.
PD# Assertion
When PD# has been sampled LOW by the internal reference
clock all differential clocks will be stopped in a glitch free
manner to the LOW/LOW state within their next two consec-
utive rising edges.
When PD# is sampled LOW by two consecutive cycles of an
internal reference clock, all single-ended outputs will be held
LOW on their next HIGH-to-LOW transition.
PD# Deassertion
Power up latency will be less than 2ms for crystal input
reference clock and less than 8ms for differential input
reference clock. This is the delay from the power supply
reaching the min value specified in the datasheet, until the
time that the part is ready to sample any latched inputs on the
first rising edge of CKPWRGD.
After the first rising edge on CKPWRGD this pin becomes
PD#. After a valid rising edge on CKPWRGD/PD# pin, a time
of not more than 1.8ms is allowed for the clock chip’s internal
PLL’s to power up and lock, after this time all outputs are
enabled in a glitch free manner within a few clock cycles of
each clock.
OE#_SRC2_SRC3 Assertion
The OE#_SRC2_SRC3 signal is an active LOW input used for
synchronous stopping and starting the SRC2 and SRC3
output clocks while the rest of the clock generator continues to
function. When the OE#_SRC2_SRC3 pin is asserted, all
CPU outputs that are set with the SMBus configuration to be
stoppable are stopped cleanly. The final states of the stopped
CPU signals are CPUT = HIGH and CPUC = LOW.
OE#_SRC2_SRC3 Deassertion
The deassertion of the OE#_SRC2_SRC3 signal causes all
stopped SRC2 AND SRC3 outputs to resume normal
operation in a synchronous manner. No short or stretched
clock pulses are produced when the clock resumes. The
maximum latency from the deassertion to active outputs is no
more than two SRC clock cycles.
Bit
@Pup
Name
Description
7
1
RESERVED
6
0
RESERVED
5
1
RESERVED
40
OTP_4
OTP_ID
Identification for programmed device
30
OTP_3
20
OTP_2
10
OTP_1
00
OTP_0
Table 4. Output Driver Status during OE#_SRC2_SRC3
OE#_SRC2_SRC3 As-
serted
SMBus OE Disabled
Single-ended Clocks Stoppable
Running
Driven low
Non stoppable
Running
Differential Clocks
Stoppable
Clock driven high
Clock driven low
Clock# driven low
Non stoppable
Running
Table 5. Output Driver Status
All Single-ended Clocks
All Differential Clocks
w/o Strap
w/ Strap
Clock
Clock#
PD# = 0 (Power down)
Low
Hi-z
Low
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27505E13B22PB | CONN RCPT 22POS BOX MNT W/PINS |
| MS27484T16F26PD | CONN PLUG 26POS STRAIGHT W/PINS |
| HIN241CB-T | IC 4DRVR/5RCVR RS232 5V 28-SOIC |
| HIN241CB | IC 4DRVR/5RCVR RS232 5V 28-SOIC |
| HIN241CA | IC 4DRVR/5RCVR RS232 5V 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SL28PCIe14ALC | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe Stand app to PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14ALCT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe Stand app to PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14ALI | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe Stand app to PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14ALIT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe Stand app to PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SL28PCIe14LC | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Std Prod applicable PLX ref design Myra RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。