- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8721 > SL23EP08ZC-1T (Silicon Laboratories Inc)IC BUFFER 133MHZ 8CH3.3V 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | SL23EP08ZC-1T |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 9/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 133MHZ 8CH3.3V 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | EProClock® |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:9 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 220MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
Rev 1.0, May 18, 2006
Page 3 of 15
SL23EP08
General Description-
The SL23EP08 is a low skew, low jitter Zero Delay Buffer
with very low operating current.
The product includes an on-chip high performance PLL that
locks into the input reference clock and produces nine (9)
output clock drivers tracking the input reference clock for
systems requiring clock distribution.
in addition to CLKOUT that is used for internal PLL
feedback, there are two (2) banks with four (4) outputs in
each bank, bringing the number of total available output
clocks to nine (9).
Input and output Frequency Range-
The input and output frequency range is the same. But, the
frequency range depends on VDD and drive levels as given
in the below Table 1.
VDD(V)
Drive
Min(MHz)
Max(MHz)
3.3
HIGH
10
220
3.3
STD
10
167
2.5
HIGH
10
200
2.5
STD
10
133
Table 1. Input/Output Frequency Range
If the input clock frequency is less than 2 MHz or floating,
this is detected by an input frequency detection circuitry and
all eight (8) clock outputs are forced to Hi-Z. The PLL is
shutdown to save power. In this shutdown state, the product
draws less than 25 μA supply current.
SpreadThru
Feature-
If a Spread Spectrum Clock (SSC) were to be used as an
input clock, the SL23EP08 is designed to pass the
modulated Spread Spectrum Clock (SSC) signal from its
reference input to the output clocks. The same spread
characteristics at the input are passed through the PLL and
drivers without any degradation in spread percent (%),
spread profile and modulation frequency
Select Input Control-
The SL23EP08 provides two (2) input select control pins
called S1 and S2. This feature enables users to selects
various states of output clock banks-A and bank-B, output
source and PLL shutdown features as shown in the Table 2.
The S1 (Pin-9) and S2 (Pin-8) inputs include 2
50 kΩ weak
pull-down resistors to GND.
PLL Bypass Mode
If the S1 and S2 pins are logic Low(0) and High(1)
respectively, the on-chip PLL is shutdown and bypassed,
and all the nine output clocks bank A, bank B and CLKOUT
clocks are driven by directly from the reference input clock.
In this operation mode SL23EP08 works like a non-ZDB
product.
High and Low-Drive Product Options -
The SL23EP08 is offered with High-Drive “-1H” and
Standard-Drive “-1” options. These drive options enable the
users to control load levels, frequency range and EMI
control. Refer to the AC electrical tables for the details.
Skew and Zero Delay -
All outputs should drive the similar load to achieve output-to-
output skew and input-to-output specifications given in the
AC electrical tables. However, Zero delay between input and
outputs can be adjusted by changing the loading of CLKOUT
relative to the banks A and B clocks since CLKOUT is the
feedback to the PLL.
Power Supply Range (VDD)-
The SL23EP08 is designed to operate in a wide power
supply range from 2.3V (Min) to 3.3V (Max). An internal on-
chip voltage regulator is used to supply PLL constant power
supply of 1.8V, leading to a consistent and stable PLL
electrical performance in terms of skew, jitter and power
dissipation. Contact SLI for 1.8V power supply version ZDB
called SL23EPL08.
S2
S1
Clock A1-A4
Clock B1-B4 CLKOUT
Output Source
PLL Shutdown and
Bypass
0
Tri-state
Driven
PLL
Yes
0
1
Driven
Tri-state
Driven
PLL
No
1
0
Driven
[1]
Driven
Driven (4)
[1]
Reference
Yes
1
Driven
PLL
No
Table 2. Select Input Decoding
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL23EP08SC-5HT | IC BUFFER 220MHZ 8CH 3.3V 16SOIC |
| SL2309ZC-1H | IC BUFFER 140MHZ 9CH3.3V 16TSSOP |
| SL2305SI-1HT | IC BUFFER 140MHZ 5CH 3.3V 8SOIC |
| SL2305ZI-1H | IC BUFFER 140MHZ 5CH 3.3V 8TSSOP |
| SL2305SI-1H | IC BUFFER 140MHZ 5CH 3.3V 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SL23EP08ZI-1H | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP08ZI-1HT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP09 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP09NZ | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew DC to 220MHz Clock Buffer |
| SL23EP09NZSC-1H | 功能描述:時(shí)鐘緩沖器 0-220MHz 9 Outputs Fanout 3.3-2.5V Hi RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。