- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98081 > SL2309ZI-1T (SILICON LABORATORIES) 2309 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | SL2309ZI-1T |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 2309 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 4.40 MM, ROHS COMPLIANT, TSSOP-16 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 157K |
| 代理商： | SL2309ZI-1T |
Rev 1.3, July 31, 2007
Page 1 of 12
400 West Cesar Chavez, Austin, TX 78701
1+(512) 416-8500
1+(512) 416-9669
www.silabs.com
SL2309
Key Features
10 to 140 MHz operating frequency range
Low output clock jitter:
140 ps-max cycle-to-cycle jitter
Low output-to-output skew: 150 ps-max
Low product-to-product skew: 400 ps-max
3.3 V power supply range
Low power dissipation:
26 mA-max at 66 MHz
44 mA –max at 133 MHz
One input drives 9 outputs organized as 4+4+1
Select mode to bypass PLL or tri-state outputs
SpreadThru PLL that allows use of SSCG
Standard and High-Drive options
Available in 16-pin SOIC and TSSOP packages
Available in Commercial and Industrial grades
Applications
Printers and MFPs
Digital Copiers
PCs and Work Stations
DTV
Routers, Switchers and Servers
Digital Embeded Systems
Description
The SL2309 is a low skew, low jitter and low power Zero
Delay Buffer (ZDB) designed to produce up to nine (9)
clock outputs from one (1) reference input clock, for high
speed clock distribution applications.
The product has an on-chip PLL which locks to the input
clock at CLKIN and receives its feedback internally from
the CLKOUT pin.
The SL2309 has two (2) clock driver banks each with four
(4) clock outputs. These outputs are controlled by two (2)
select input pins S1 and S2. When only four (4) outputs
are needed, four (4) bank-B output clock buffers can be tri-
stated to reduce power dissipation and jitter. The select
inputs can also be used to tri-state both banks A and B or
drive them directly from the input bypassing the PLL and
making the product behave like a Non-Zero Delay Fanout
Buffer (NZDB).
The high-drive (-1H) version operates up to 140MHz and
low drive (-1) version operates up to 100MHz at 3.3V.
Benefits
Up to nine (9) distribution of input clock
Standard and High-Drive levels to control impedance
level, frequency range and EMI
Low power dissipation, jitter and skew
Low cost
Block Diagram
Low Power and
Low Jitter
PLL
MUX
Input Selection
Decoding Logic
VDD
GND
2
S2
S1
CLKIN
CLKOUT
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL2309SI-1H | 2309 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| SL2309ZI-1 | 2309 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| SL2309SI-1 | 2309 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| SL2309ZC-1 | 2309 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| SL23EP04NZZC-1ZT | 23EP SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SL231-06-1-281 | 制造商:U.S. TERMINALS 功能描述: |
| SL231-3-1-281 | 制造商:SHUR-LOK 功能描述: |
| SL232K-001 | 功能描述:ADAPTER SGL SRL 250KBPS 2.4GHZ RoHS:是 類別:RF/IF 和 RFID >> RF 接收器、發(fā)射器及收發(fā)器的成品裝置 系列:彈簧扣環(huán) 標(biāo)準(zhǔn)包裝:5 系列:MultiModem® iCell 功能:收發(fā)器，HSPA，調(diào)制解調(diào)器 調(diào)制或協(xié)議:GPRS，GSM，EDGE 頻率:850MHz，900MHz，1.8GHz，1.9GHz 應(yīng)用:- 接口:RS-232，USB 靈敏度:- 功率 - 輸出:- 數(shù)據(jù)傳輸率 - 最大:7.2 Mbps 特點(diǎn):- 電源電壓:9 V ~ 32 V，USB 其它名稱:881-1125 |
| SL2334-06A5 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| SL2334-08A3 | 制造商:SHUR-LOK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。