- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8718 > SL2309ZI-1 (Silicon Laboratories Inc)IC BUFFER 140MHZ 9CH3.3V 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | SL2309ZI-1 |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 140MHZ 9CH3.3V 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 系列： | EProClock® |
| 類(lèi)型： | * |
| PLL： | 帶旁路 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:9 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 140MHz |
| 除法器/乘法器： | 無(wú)/無(wú) |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
Rev 1.3, July 31, 2007
Page 8 of 12
SL2309
External Components & Design Considerations
Typical Application Schematic
SL2309
CL
0.1
μF
0.1
μF
CLKIN
CLKOUT
CLKA1
CLKB4
GND
S1
S2
VDD
1
4
13
9
8
5
12
11
2
16
VDD
Comments and Recommendations
Decoupling Capacitor:
A decoupling capacitor of 0.1μF must be used between VDD and VSS pins. Place the capacitor s
on the component side of the PCB as close to the VDD pins as possible. The PCB trace to the VDD pin and to the GND
via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.
Series Termination Resistor: A series termination resistor is recommended if the distance between the output clocks and
the load is over 1 inch. The nominal impedance of the clock outputs is given on the page 4. Place the series termination
resistors as close to the clock outputs as possible.
Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve “Zero Delay”
between the CLKIN and the outputs. The CLKOUT pin is connected to CLKIN internally on-chip for feedback to PLL, and
sees an additional 2 pF load with respect to Bank A and B clocks. For applications requiring zero input/output delay, the
load at the all output pins including the CLKOUT pin must be the same. If any delay adjustment is required, the
capacitance at the CLKOUT pin could be increased or decreased to increase or decrease the delay between Bank A and
B clocks and CLKIN.
For minimum pin-to-pin skew, the external load at all the Bank A and B clocks must be the same.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL2309SI-1H | IC BUFFER 140MHZ 9CH 3.3V 16SOIC |
| V24A36H400BF3 | CONVERTER MOD DC/DC 36V 400W |
| VI-J5B-MZ-F4 | CONVERTER MOD DC/DC 95V 25W |
| SL2309ZI-1T | IC BUFFER 140MHZ 9CH3.3V 16TSSOP |
| AD5662BRJ-1REEL7 | IC DAC 16BIT BUFF V-OUT SOT23-8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SL2309ZI-1H | 功能描述:時(shí)鐘緩沖器 10-140MHz 9 Outputs ZDB 3.3V High Drive RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL2309ZI-1HT | 功能描述:時(shí)鐘緩沖器 10-140MHz 9 Outputs ZDB 3.3V High Drive RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL2309ZI-1T | 功能描述:時(shí)鐘緩沖器 10-140MHz 9 Outputs ZDB 3.3V RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL231-06-1-281 | 制造商:U.S. TERMINALS 功能描述: |
| SL231-3-1-281 | 制造商:SHUR-LOK 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。