- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69342 > SIS600 (SILICON INTEGRATED SYSTEMS CORP) MULTIFUNCTION PERIPHERAL, PBGA487 PDF資料下載
參數(shù)資料
| 型號(hào)： | SIS600 |
| 廠商： | SILICON INTEGRATED SYSTEMS CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA487 |
| 封裝： | BGA-487 |
| 文件頁(yè)數(shù)： | 1/144頁(yè) |
| 文件大?。?/td> | 1592K |
| 代理商： | SIS600 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
SiS600 Pentium II PCI /A.G.P. Chipset
Preliminary V1.0 Jan. 25, 1999
i
Silicon Integrated Systems Corporation
CONTENTS
1.
SiS600/SiS5595 OVERVIEW............................................................................................................... 1
2.
FEATURES .............................................................................................................................................. 2
2.1.
SiS600 PCI A.G.P. CONTROLLER..............................................................................................2
2.2.
FUNCTIONAL BLOCK DIAGRAM..................................................................................................5
3.
PIN ASSIGNMENT................................................................................................................................ 6
3.1.
SiS600 PIN ASSIGNMENT (TOP VIEW).......................................................................................6
3.1.1.
SiS600 Pin Assignment (Top View-Left Side)............................................................. 6
3.1.2.
SiS600 Pin Assignment (Top View-Right Side) .......................................................... 7
3.2.
ALPHABETICAL PIN LIST .............................................................................................................8
4.
PIN ASSIGNMENT..............................................................................................................................14
4.1.
SiS600 PIN DESCRIPTION..........................................................................................................14
4.1.1.
Host Bus Interface .........................................................................................................14
4.1.2.
DRAM Controller ..........................................................................................................16
4.1.3.
PCI Interface ..................................................................................................................17
4.1.4.
PCI IDE Interface..........................................................................................................19
4.1.5.
AGP Interface.................................................................................................................20
4.1.6.
Power Pins......................................................................................................................22
4.1.7.
Misc. Pins........................................................................................................................22
5.
FUNCTIONAL DESCRIPTION......................................................................................................24
5.1.
HOST INTERFACE ........................................................................................................................24
5.1.1.
Host INTERFACE BLOCK DIAGRAM .....................................................................24
5.2.
DRAM CONTROLLER ................................................................................................................25
5.2.1.
DRAM Configuration ...................................................................................................25
5.2.1.2.
EDO/FPM DRAM Configuration (4 SIMM/6 SIMM): .....................................25
5.2.1.3.
SDRAM Configuration (2 DIMM/3 DIMM): ....................................................26
5.2.1.4.
DRAM Type Mixed Configuration: EDO/FPM + SDRAM (4 S + 2 DIMM)...26
5.2.2.
DRAM Scramble Table.................................................................................................27
5.2.2.1.
MA mapping table for FPM/EDO DRAM .........................................................27
5.2.2.2.
MA mapping table for SDRAM .........................................................................28
5.2.3.
DRAM Auto-Detection .................................................................................................32
5.2.4.
Arbiter .............................................................................................................................33
5.2.5.
Refresh cycle...................................................................................................................33
5.2.6.
Graphic Window Re-mapping.....................................................................................33
5.3.
PCI BRIDGE..............................................................................................................................35
5.3.1.
PCI Arbiter .....................................................................................................................35
5.3.2.
PCI Bus Interface ..........................................................................................................37
5.3.3.
Target initiated termination ........................................................................................37
5.3.4.
PCI MasteR Controller (PMR) ...................................................................................37
5.3.5.
PCI BURST and POST mode.......................................................................................39
5.3.6.
66Mhz PCI Master Bridge (PMR66) ........................................................................41
5.3.7.
66Mhz PCI Target Bridge (PSL66)............................................................................41
5.4.
A.G.P. COMPLIANT TARGET/HOST-TO-PCI66 BRIDGE ........................................................42
5.5.
POWER MANAGEMENT SUPPORT..............................................................................................43
5.6.
INTEGRATED PCI MASTER/SLAVE IDE CONTROLLER .........................................................43
5.7.
BALL CONNECTIVITY TESTING.................................................................................................48
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL15100ZC-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| SL15100ZI-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| SL18860DCT | 52 MHz, OTHER CLOCK GENERATOR, PDSO10 |
| SL28504RZC | OTHER CLOCK GENERATOR, PDSO64 |
| SL28504RLCT | OTHER CLOCK GENERATOR, QCC64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SIS776DN | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:N-Channel 30 V (D-S) MOSFET with Schottky Diode |
| SIS776DN-T1-GE3 | 制造商:Vishay Siliconix 功能描述:MOSFET N-CH 30V 18.3A 1212-8 |
| SiS778DN-T1-GE3 | 功能描述:MOSFET 30 Volts 35 Amps 52 Watts RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| SIS780DN | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:N-Channel 30 V (D-S) MOSFET with Schottky Diode |
| SiS780DN-T1-GE3 | 功能描述:MOSFET 30 Volts 18 Amps 27.7 Watts RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。