(VDD = 1.8 V –5% to +10%, 2.5 V" />
參數(shù)資料
型號(hào)： SI5338M-A-GM
廠商： Silicon Laboratories Inc
文件頁數(shù)： 5/44頁
文件大小： 0K
描述： IC CLK GEN I2C BUS PROG 24QFN
標(biāo)準(zhǔn)包裝： 490
系列： MultiSynth™
類型： *
PLL： 是
輸入： CML，HCSL，HSCL，LVDS，LVPECL，晶體
輸出： CMOS，HCSL. HSTL. LVDS. LVPECL. SSTL
電路數(shù)： 1
比率 - 輸入:輸出： 1:4
差分 - 輸入:輸出： 是/是
頻率 - 最大： 200MHz
除法器/乘法器： 是/是
電源電壓： 1.71 V ~ 3.63 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 24-QFN（4x4）
包裝： 托盤
Si5338
Rev. 1.3
13
Table 12. Jitter Specifications1,2,3
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
GbE Random Jitter
(12kHz–20MHz)4
JGbE
CLKIN = 25 MHz
All CLKn at 125 MHz5
—
0.7
1
ps RMS
GbE Random Jitter
(1.875–20 MHz)
RJGbE
CLKIN = 25 MHz
All CLKn at 125 MHz5
—
0.38
0.79
ps RMS
OC-12 Random Jitter
(12 kHz–5 MHz)
JOC12
CLKIN = 19.44 MHz
All CLKn at
155.52 MHz5
—
0.7
1
ps RMS
PCI Express 1.1 Common
Clocked
Total Jitter6
—
20.1
33.6
ps pk-pk
PCI Express 2.1 Common
Clocked
RMS Jitter6, 10 kHz to
1.5 MHz
—
0.15
1.47
ps RMS
RMS Jitter6, 1.5 MHz to
50 MHz
—
0.58
0.75
ps RMS
PCI Express 3.0 Common
Clocked
RMS Jitter6
—
0.15
0.45
ps RMS
Period Jitter
JPER
N = 10,000 cycles7
—
10
30
ps pk-pk
Cycle-Cycle Jitter
JCC
N = 10,000 cycles
Output MultiSynth
operated in integer or
fractional mode7
—
9
29
ps pk8
Random Jitter
(12kHz–20MHz)
RJ
Output and feedback
MultiSynth in integer or
fractional mode7
—
0.7
1.5
ps RMS
Notes:
1. All jitter measurements apply for LVDS/HCSL/LVPECL/CML output format with a low noise differential input clock and
are made with an Agilent 90804 oscilloscope. All RJ measurements use RJ/DJ separation.
2. For best jitter performance, keep the single ended clock input slew rates at Pins 3 and 4 more than 1.0 V/ns and the
differential clock input slew rates more than 0.3 V/ns.
3. All jitter data in this table is based upon all output formats being differential. When single-ended outputs are used, there
is the potential that the output jitter may increase due to the nature of single-ended outputs. If your configuration
implements any single-ended output and any output is required to have jitter less than 3 ps rms, contact Silicon Labs
for support to validate your configuration and ensure the best jitter performance. In many configurations, CMOS
outputs have little to no effect upon jitter.
4. DJ for PCI and GbE is < 5 ps pp
5. Output MultiSynth in Integer mode.
6. All output clocks 100 MHz HCSL format. Jitter is from the PCIE jitter filter combination that produces the highest jitter.
See AN562 for details. Jitter is measured with the Intel Clock Jitter Tool, Ver. 1.6.4.
7. Input frequency to the Phase Detector between 25 and 40 MHz and any output frequency > 5MHz.
8. Measured in accordance with JEDEC standard 65.
9. Rj is multiplied by 14; estimate the pp jitter from Rj over 212 rising edges.
相關(guān)PDF資料
PDF描述
AD5453YRMZ IC DAC 14BIT MULTIPLYING 8-MSOP
ICS843156AKILFT IC CLK GENERATOR 32VFQFP
VI-B0P-MY-F4 CONVERTER MOD DC/DC 13.8V 50W
VI-B0P-MY-F3 CONVERTER MOD DC/DC 13.8V 50W
VE-J0M-MZ-F1 CONVERTER MOD DC/DC 10V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5338M-A-GMR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C-Program Clk Gen 0.16-200MHz Pin-Ctrl RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5338M-B01109-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338M-B01109-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
SI5338M-B01220-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338M-B01220-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*