參數(shù)資料
型號(hào)： SI5338L-A-GM
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 16/44頁(yè)
文件大小： 0K
描述： IC CLK GEN I2C BUS PROG 24QFN
標(biāo)準(zhǔn)包裝： 490
系列： MultiSynth™
類(lèi)型： *
PLL： 是
輸入： CML，HCSL，HSCL，LVDS，LVPECL，晶體
輸出： CMOS，HCSL. HSTL. LVDS. LVPECL. SSTL
電路數(shù)： 1
比率 - 輸入:輸出： 1:4
差分 - 輸入:輸出： 是/是
頻率 - 最大： 350MHz
除法器/乘法器： 是/是
電源電壓： 1.71 V ~ 3.63 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 24-QFN（4x4）
包裝： 托盤(pán)
Si5338
Rev. 1.3
23
3.5.4. Writing a Custom Configuration to NVM
An alternative to ordering an Si5338 with a custom NVM
configuration is to use the field programming kit
(Si5338/56-PROG-EVB) to write directly to the NVM of
a “blank” Si5338. Since NVM is an OTP memory, it can
only be written once. The default configuration can be
reconfigured by writing to RAM through the I2C interface
3.6. Status Indicators
A logic-high interrupt pin (INTR) is available to indicate
a loss of signal (LOS) condition, a PLL loss of lock
(PLL_LOL) condition, or that the PLL is in process of
acquiring lock (SYS_CAL). PLL_LOL is held high when
the input frequency drifts beyond the PLL tracking
range. It is held low during all other times and during a
POR or soft_reset. SYS_CAL is held high during a POR
or SOFT reset so that no chattering occurs during the
locking process. As shown in Figure 10, a status
register at address 218 is available to help identify the
exact event that caused the interrupt pin to become
active. Register 247 is the sticky version of Register
218, and Register 6 is the interrupt mask for Register
218.
Figure 10. Status Register
Figure 11 shows a typical connection with the required
pull-up resistor to VDD.
3.6.1. Using the INTR Pin in Systems with I2C
The INTR output pin is not latched and thus it should not
be a polled input to an MCU but an edge-triggered
interrupt. An MCU can process an interrupt event by
reading the sticky register 247 to see what event
caused the interrupt. The same register can be cleared
by writing zeros to the bits that were set. Individual
interrupt bits can be masked by register 6[4:0].
3.6.2. Using the INTR Pin in Systems without I2C
The INTR pin also provides a useful function in systems
that require a pin-controlled fault indicator. Pre-setting
the interrupt mask register allows the INTR pin to
become an indicator for a specific event, such as LOS
and/or LOL. Therefore, the INTR pin can be used to
indicate a single fault event or even multiple events.
Figure 11. INTR Pin with Required Pull-Up
3.7. Output Enable
There are two methods of enabling and disabling the
output drivers: Pin control, and I2C control.
3.7.1. Enabling Outputs Using Pin Control
The Si5338K/L/M devices provide an Output Enable pin
(OEB) as shown in Figure 12. Pulling this pin high will
turn all outputs off. The state of the individual drivers
when turned off is controllable. If an individual output is
set to always on, then the OEB pin will not have an
effect on that driver. Drive state options and always on
Figure 12. Output Enable Pin (Si5338K/L/M)
3.7.2. Enabling Outputs through the I2C Interface
Output enable can be controlled through the I2C
interface. As shown in Figure 13, register 230[3:0]
allows control of each individual output driver. Register
230[4] controls all drivers at once. When register 230[4]
is set to disable all outputs, the individual output
enables will have no effect. Registers 110[7:6], 114[7:6],
118[7:6], and 112[7:6] control the output disabled state
as tri-state, low, high, or always on. If always on is set,
that output will always be on regardless of any other
register or chip state. In addition, the always on mode
must be selected for an output that is fed back in a Zero
Delay application.
218
System Calibration
(Lock Acquisition)
Sys
Cal
0
PLL_LOL
1
2
3
4
5
6
7
Loss Of Signal
Clock Input
Loss Of Signal
Feedback Input
Loss Of Lock
LOS_FDBK LOS_CLKIN
INTR
VDD
1k
Control
NVM
(OTP)
Control & Memory
RAM
OEB
Control
NVM
(OTP)
Control & Memory
RAM
0 = Enabled
1 = Disabled
相關(guān)PDF資料
PDF描述
MS3451W28-21SX CONN RCPT 37POS CBL MNT W/SCKT
LTC2629IGN#PBF IC DAC 12BIT R-R QUAD 16SSOP
VE-J0Y-MZ-F3 CONVERTER MOD DC/DC 3.3V 16.5W
MS3451W28-21SW CONN RCPT 37POS CBL MNT W/SCKT
IDT74FCT3245AQG8 IC TRANSCVR BI-DIR 8BIT 20QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5338L-A-GMR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C-Program Clk Gen 0.16-350MHz Pin-Ctrl RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5338L-B00400-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338L-B00400-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
SI5338L-B02376-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Rail/Tube
Si5338L-B-GM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C-PRGRMBL clock generatr 0.16-350MHz RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*