- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10998 > SI3216-C-FT (Silicon Laboratories Inc)IC SLIC/CODEC 1CH 38TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3216-C-FT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 63/122頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SLIC/CODEC 1CH 38TSSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | ProSLIC® |
| 功能： | 用戶(hù)線路接口概念（SLIC），CODEC |
| 接口： | GCI，PCM，SPI |
| 電路數(shù)： | 1 |
| 電源電壓： | 3.13 V ~ 5.25 V |
| 電流 - 電源： | 88mA |
| 功率（瓦特）： | 700mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 38-TFSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 38-TSSOP |
| 包裝： | 管件 |
| 包括： | 音頻音調(diào)生成，BORSCHT 功能，F(xiàn)SK 生成，振鈴和電池電壓生成 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Si3216
Rev. 1.0
45
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.5.2. Receive Path
In the receive path, digital voice is expanded from /A-
law if enabled. DACG is the receive path programmable
gain amplifier which can be programmed from –
dB to
6 dB. A 16-bit signal is then provided to a D/A converter.
The resulting analog signal is amplified by the analog
receive amplifier, ARX, which has the following gain
options: mute, –3.5, 0, and 3.5 dB. It is then applied at
the input of the transconductance amplifier (Gm), which
drives the off-chip current buffer (IBUF).
2.5.3. Companding
The ProSLIC supports both -255 law and A-law
companding
formats
when
narrowband
mode
is
selected. -255 law is more commonly used in North
America and Japan, while A-law is used primarily in
Europe. Data format is selected using the PCMF
formats, respectively.
The dominant source of distortion and noise in both the
transmit and receive paths is the quantization noise
introduced by the -law or the A-law compression
process. Figure 3 on page 11 specifies the minimum
signal-to-noise and distortion ratio for either path for a
sine wave input of 200 Hz to 3400 Hz.
Both -law and A-law speech encoding allow the audio
codec to transfer and process audio signals larger than
0 dBm0 without clipping. The maximum PCM code is
generated for a -law encoded sine wave of 3.17 dBm0
or an A-law encoded sine wave of 3.14 dBm0. The
ProSLIC overload clipping limits are driven by the PCM
encoding process. Figure 4 on page 11 shows the
acceptable limits for the analog-to-analog fundamental
power transfer function, which bounds the behavior of
ProSLIC.
2.5.4. Transhybrid Balance
The
ProSLIC
provides
programmable
transhybrid
balance with gain block H. (See Figure 24.) In the ideal
case where the synthesized SLIC impedance exactly
matches
the
subscriber
loop
impedance,
the
transhybrid balance should be set to subtract a –6 dB
level from the transmit path signal. The transhybrid
balance gain can be adjusted from –2.77 dB to
+4.08 dB
around
the
ideal
setting
of
–6 dB
by
programming the HYBA[2:0] bits of the Hybrid Control
register (direct Register 11). Adjusting any of the analog
or digital gain blocks does not require any modification
of the transhybrid balance gain block, as the transhybrid
gain is subtracted from the transmit path signal prior to
any gain adjustment stages. The transhybrid balance
can also be disabled, if desired, using the appropriate
register setting.
2.5.5. Loopback Testing
Four loopback test options are available in the ProSLIC:
The full analog loopback (ALM2) tests almost all the
circuitry of both the transmit and receive paths. The
transmit data stream is fed back serially to the input
of the receive path expander. (See Figure 24.) The
signal path starts with the analog signal at the input
of the transmit path and ends with an analog signal
at the output of the receive path.
An additional analog loopback (ALM1) takes the
digital stream at the output of the A/D converter and
feeds it back to the D/A converter. (See Figure 24.)
The signal path starts with the analog signal at the
input of the transmit path and ends with an analog
signal at the output of the receive path. This
loopback option allows testing of the analog signal
processing circuitry of the ProSLIC completely
independently of any activity in the DSP.
The full digital loopback tests almost all the circuitry
of both the transmit and receive paths. The analog
signal at the output of the receive path is fed back to
the input of the transmit path by way of the hybrid
filter path. (See Figure 24.) The signal path starts
with PCM data input to the receive path and ends
with PCM data at the output of the transmit path.
An additional digital loopback (DLM) takes the digital
stream at the input of the D/A converter in the
receive path and feeds it back to the transmit A/D
digital filter. The signal path starts with PCM data
input to the receive path and ends with PCM data at
the output of the transmit path. This loopback option
allows testing of the ProSLIC digital signal
processing circuitry completely independently of any
analog signal processing activity.
2.6. Two-Wire Impedance Matching
The ProSLIC provides on-chip programmable two-wire
impedance settings to meet a wide variety of worldwide
two-wire
return
loss
requirements.
The
two-wire
impedance is programmed by loading one of the eight
available impedance values into the TISS[2:0] bits of the
Two-Wire Impedance Synthesis Control register (direct
Register 10). If direct Register 10 is not user-defined,
the default setting of 600
will be loaded into the TISS
register.
Real and complex two-wire impedances are realized by
internal feedback of a programmable amplifier (RAC), a
switched
capacitor
network
(XAC),
and
a
creates the real portion, and XAC creates the imaginary
portion of the ac impedance. Gm then creates a current
that models the desired impedance value to the
subscriber loop. The differential ac current is fed to the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-21Z-IW-F3 | CONVERTER MOD DC/DC 2V 40W |
| VI-21Z-IW-F2 | CONVERTER MOD DC/DC 2V 40W |
| VI-2T2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VI-2T1-IY-F4 | CONVERTER MOD DC/DC 12V 50W |
| VE-BNK-IY-B1 | CONVERTER MOD DC/DC 40V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3216-C-FTR | 功能描述:電信線路管理 IC Sng-CH WB SLIC/Codec BJT/inductor dc-dc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3216-C-GM | 功能描述:電信線路管理 IC Single-Channel Wide- band SLIC/Codec RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3216-C-GMR | 功能描述:電信線路管理 IC Sng-CH WB SLIC/Codec BJT/inductor dc-dc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3216DCQ1-EVB | 功能描述:子卡和OEM板 Si3216 QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI3216DCQX-EVB | 功能描述:子卡和OEM板 Si3216 QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。