- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373395 > Si3200-KS (Electronic Theatre Controls, Inc.) DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING PDF資料下載
參數(shù)資料
| 型號(hào)： | Si3200-KS |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| 中文描述： | 兩個(gè)可編程的CMOS用戶接口與在線監(jiān)測(cè) |
| 文件頁(yè)數(shù)： | 40/128頁(yè) |
| 文件大?。?/td> | 2327K |
| 代理商： | SI3200-KS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
40
Preliminary Rev. 0.96
which the RING lead oscillates. The dc offset is set at a
dc point equal to V
CM
– (–80 V + V
OFF
), where V
OFF
is
the value that is input into the RINGOF RAM location.
Positive V
OFF
values cause the dc offset point to move
closer to ground (lower dc offset), and negative V
OFF
values have the opposite effect. The dc offset can be
set to any value; however, the ringing signal is clipped
digitally if the dc offset is set to a value that is less than
half the ringing amplitude. In general, the following
equation must hold true to ensure the battery voltage is
sufficient to provide the desired ringing amplitude:
|V
BATR
| > |V
RING,PK
+ (–80 V + V
OFF
) + V
OVRING
|
It is possible to create reverse polarity unbalanced
ringing waveforms (the TIP lead oscillates while the
RING lead stays constant) by setting the UNBPOLR bit
of the RINGCON register. In this mode, the polarity of
V
OFF
must also be reversed (in normal ringing polarity,
V
OFF
is subtracted from –80 V, and in reverse polarity,
ringing V
OFF
is added to –80 V).
4.7.1. Ringing Coefficients
The ringing coefficients are calculated in decimal for
sinusoidal and trapezoidal waveforms. The RINGPHAS
and RINGAMP hex values are decimal-to-hex
conversions in 16-bit, 2’s complement representations
for their respective RAM locations.
To obtain sinusoidal RINGFREQ RAM values, the
RINGFREQ decimal number is converted to a 24-bit 2’s
complement value. The lower 12 bits are placed in
RINGFRLO bits 14:3. RINGFRLO bits 15 and 2:0 are
cleared to 0. The upper 12 bits are set in a similar
manner in RINGFRHI, bits 13:3. RINGFRHI bit 14 is the
sign bit and RINGFRHI bits 2:0 are cleared to 0.
For
example,
the
RINGFREQ = 0x7EFD9D are as follows:
RINGFRHI = 0x3F78
RINGFRLO = 0x6CE8
To obtain trapezoidal RINGFREQ RAM values, the
RINGFREQ decimal number is converted to an 8-bit, 2’s
complement value. This value is loaded into RINGFRHI.
RINGFRLO is not used.
register
values
for
Figure 19. Trapezoidal Ringing Waveform
4.7.2. Ringing DC Offset Voltage
A dc offset voltage can be added to the Si3232’s ac
ringing waveform by programming the RINGOF RAM
address to the appropriate setting. The value of
RINGOF is calculated as follows:
4.7.3. Linefeed Overhead Voltage Considerations
During Ringing
The ringing mode output impedance allows ringing
operation without overhead voltage modification
(V
OVR
= OV). If an offset of the ringing signal from the
RING lead is desired, V
OVR
can be used for this
purpose.
4.7.4. Ringing Power Considerations
The total power consumption of the Si3232/Si3200
chipset using internal ringing generation is dependent
on the V
DD
supply voltage, the desired ringing
amplitude, the total loop impedance, and the ac load
impedance (number of REN). The following equations
can be used to approximate the total current required
for each channel during ringing mode.
Where:
time
V
OFF
T=1/freq
t
RISE
V
TIP-RING
RINGOF
V
160.8
--------------
2
15
×
=
I
DD,AVE
V
Z
LOOP
----------------------
2
π
--
I
DD,OH
+
×
=
I
BAT,AVE
V
Z
LOOP
----------------------
2
π
--
×
=
V
RING,PK
V
RING,RMS
2
×
=
Z
LOOP
R
LOOP
R
LOAD
R
OUT
+
+
=
R
LOAD
REN
------------
(for North America)
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Si3200-X-FS | DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| Si3200-X-GS | DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| Si3232-X-FQ | DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| Si3232-X-GQ | DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| SI3211 | PROSLIC PROGRAMMABLE CMOS SLIC/CODEC WITH RINGING/BATTERY VOLTAGE GENERATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3200-KSR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3200-X-FS | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| SI3200-X-GS | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| Si3201-BS | 功能描述:電信線路管理 IC 100V Linefeed Inter- face IC for Si321x RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3201-BSR | 制造商:Silicon Laboratories Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。