參數(shù)資料
型號(hào): Si3200-BS
廠商: Electronic Theatre Controls, Inc.
英文描述: DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
中文描述: 兩個(gè)可編程的CMOS用戶接口與在線監(jiān)測(cè)
文件頁(yè)數(shù): 28/128頁(yè)
文件大小: 2327K
代理商: SI3200-BS
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
28
Preliminary Rev. 0.96
The total power threshold is exceeded (when using
the power calculator method along with the Si3200).
To provide optimal reliability, the device automatically
transitions into the open state until the user changes the
state manually, independent of whether or not the power
alarm interrupt has been masked. The PQ1E to PQ6E
bits of the IRQEN3 register are used to enable the
interrupts for each transistor power alarm, and the
PQ1S to PQ6S bits of the IRQVEC3 register are set
when a power alarm is triggered in the respective
transistor. When using the Si3200, the PQ1E bit is used
to enable the power alarm interrupt, and the PQ1S bit is
set when a Si3200 power alarm is triggered.
4.4.8. Power Dissipation Considerations
The Si3232 relies on the Si3200 to power the line from
the battery supply. The PCB layout and enclosure
conditions should be designed to allow sufficient
thermal dissipation out of the Si3200, and a
programmable power alarm threshold ensures product
Table 16. Register and RAM Locations used for Power Monitoring and Power Fault Detection
safety under all operating conditions. See “4.4.3. Power
Monitoring and Power Fault Detection” for more details
on power alarm considerations. The Si3200’s thermally-
enhanced SOIC-16 package offers an exposed pad that
improves thermal dissipation out of the package when
soldered to a topside PCB pad connected to inner
power planes. Using appropriate layout practices, the
Si3200 can provide thermal performance of 55 °C/W.
The exposed path should be connected to a low-
impedance ground plane via a topside PCB pad directly
under the part. See package outlines for PCB pad
dimensions. In addition, an opposite-side PCB pad with
multiple vias connecting it to the topside pad directly
under the exposed pad further improves the overall
thermal performance of the system. Refer to “AN55:
Dual ProSLIC User Guide” or the Si3232 evaluation
board data sheet for layout guidelines for optimal
thermal dissipation.
Parameter
Location
Register/RAM
Bits
Measurement
Range
Resolution
Si3200 Power Output Monitor
PSUM
PSUM[15:0]
0 to 34.72 W
1059.6
μ
W
Si3200 Power Alarm Interrupt Pending
IRQVEC3
PQ1S
N/A
N/A
Si3200 Power Alarm Interrupt Enable
IRQEN3
PQ1E
N/A
N/A
Q1/Q2 Power Alarm Threshold (discrete)
Q1/Q2 Power Alarm Threshold (Si3200)
PTH12
PTH12[15:0]
0 to 16.319 W
0 to 34.72 W
498
μ
W
1059.6
μ
W
31.4
μ
W
498
μ
W
Q3/Q4 Power Alarm Threshold
PTH34
PTH34[15:0]
0 to 1.03 W
Q5/Q6 Power Alarm Threshold
PTH56
PTH56[15:0]
0 to 16.319 W
Q1/Q2 Thermal LPF Pole
PLPF12
PLPF12[15:3]
See “4.4.6. Power Filter and
Alarms”
Q3/Q4 Thermal LPF Pole
PLPF34
PLPF34[15:3]
See “4.4.6. Power Filter and
Alarms”
Q5/Q6 Thermal LPF Pole
PLPF56
PLPF56[15:3]
See “4.4.6. Power Filter and
Alarms”
Q1–Q6 Power Alarm Interrupt Pending
IRQVEC3
TBD
N/A
Q71–Q6 Power Alarm Interrupt Enable
IRQEN3
TBD
N/A
相關(guān)PDF資料
PDF描述
Si3232 DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
Si3200-KS DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
Si3200-X-FS DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
Si3200-X-GS DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
Si3232-X-FQ DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3200-BSR 制造商:Silicon Laboratories Inc 功能描述:
SI3200-FS 功能描述:電信線路管理 IC 100 V Linefeed Interface IC unit RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3200-FSR 制造商:Silicon Laboratories Inc 功能描述:SLIC 2CH 70DB 45MA 3.3V/5V 16SOIC EP - Tape and Reel
Si3200-G-FS 功能描述:射頻無(wú)線雜項(xiàng) 100 V Linefeed Inter IC unit price RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
SI3200-G-FSR 功能描述:電信線路管理 IC 100 V Linefeed Interface RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray