- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373394 > SI3012-KS (Electronic Theatre Controls, Inc.) GLOBAL MC 97 SILICON DAA PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3012-KS |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | GLOBAL MC 97 SILICON DAA |
| 中文描述： | 全球三菱商事97硅DAA |
| 文件頁數(shù)： | 33/64頁 |
| 文件大?。?/td> | 1740K |
| 代理商： | SI3012-KS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Si3038
Rev. 2.01
33
the incoming SDATA_OUT tag bits at the beginning of
each audio output frame to determine which SLOTREQ
bits (bit 4 or 9 in SDATA_IN Slot 1) to set active (low).
SLOTREQ bits asserted during the current audio input
frame signal which active output slots require data from
the AC’97 Digital Controller in the next audio output
frame. An active output slot is defined as any slot
supported by the codec that is not in a power-down
state.
The SLOTREQ signal is dependent on the current
power state. The following is a list of conditions in which
the SLOTREQ for slot 5 is active and conditions in
which it is inhibited:
SLOTREQ is active every frame when the PRD/PRF
is set (Reg 3E, bit 11/13). (DAC is powered down.)
This is required by the AC’97 specification for
compatibility with 48 kHz AC’97 rev. 1.03 codecs.
SLOTREQ is inhibited (high) if the MLNK bit is set
(register 56, bit 12), and AC-Link halt is impending.
Slot 1: Command Address Port
The Command Address Port controls features and
monitors status (see Audio Input Frame Slots 1 and 2)
for Si3038 chipset functions including, but not limited to,
sample
rate,
AFE
configuration,
management.
The control interface architecture supports up to 64
16-bit read/write registers addressable on even byte
boundaries. Only the even registers (00h, 02h, etc.) are
valid; odd register (01h, 03h, etc.) writes are ignored
and reads return 0. Note that shadowing of the control
register file on the AC’97 controller is an option left open
to the implementation of the AC’97 controller. The
Si3038’s control register file is readable as well as
writable to provide more robust testability.
Audio output frame slot 1 communicates control register
address and write/read command information to the
Si3038 chipset.
Command Address Port bit assignments:
Bit(19)—Read/Write command (1=read, 0=write)
Bit(18:12)—Control Register Index (64 16-bit
locations, addressed on even byte boundaries)
Bit(11:0)—Reserved (padded with 0s)
The first bit (MSB) sampled by the Si3024 indicates
whether the current control transaction is a read or a
write operation. The following seven bit positions
communicate the targeted control register address. The
trailing 12 bit positions within the slot are reserved and
must be padded with 0s by the AC’97 controller.
Slot 2: Command Data Port
The Command Data Port delivers 16-bit control register
write data in the event that the current command port
and
power
operation is a write cycle as indicated by Slot 1, bit 19.
Command Data Port bit assignments:
Bit(19:4)—Control Register Write Data (padded with
0s if the current operation is a read)
Bit(3:0)—Reserved (padded with 0s)
Slot 5: Modem Line 1 DAC
Audio output frame slot 5 contains MSB-justified
modem DAC output data for phone line #1 (ID = 0 or 1).
The modem DAC output resolution is 16 bits.
The Si3038 receives its DAC data MSB first.
Slot 5 data is sent by the controller at a rate below the
48 kHz rate of the AC-Link. Therefore, “tags” are used
to mark when there is valid data in slot 5. The tag for
slot 5 is bit 10 in slot 0. Tag bits are sent by the
controller in response to a SLOTREQ on SDATA_IN.
Slot 10: Modem Line 2 DAC
Line 2 is assigned to slot 10. The leading 16-bits of each
slot must contain valid sample data (MSB bit 19,
LSB 4).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI3012 | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3012-KT | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3035 | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3034 | DESICCANT CLAY, 30G, PK400; RoHS Compliant: NA |
| SI3036 | Masking Tape; Tape Backing Material:Crepe Paper; Width:24mm; Roll Length:55m; Adhesive Material:Rubber; Color:Natural; Leaded Process Compatible:No; Pack Quantity:1 RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3012-KSR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI-3012KS-TL | 制造商:Sanken Electric Co Ltd 功能描述:IC REG LDO ADJ 1A 8SOIC |
| SI3012-KT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GLOBAL MC 97 SILICON DAA |
| SI-3012LU | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount, Low Current Consumption, Low Dropout Voltage Dropper Type |
| SI-3012LU-TL | 制造商:Sanken Electric Co Ltd 功能描述:IC REG LDO ADJ 0.25A SOT89-5 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。