<rt id="8jccj"><tr id="8jccj"><noframes id="8jccj">
<var id="8jccj"><delect id="8jccj"></delect></var>
  • <var id="8jccj"></var>
  • <li id="8jccj"></li>
  • <tt id="8jccj"><nobr id="8jccj"></nobr></tt><li id="8jccj"><input id="8jccj"><xmp id="8jccj">
    <rt id="8jccj"><delect id="8jccj"><noframes id="8jccj"><li id="8jccj"><input id="8jccj"><xmp id="8jccj">
    <li id="8jccj"><dl id="8jccj"><xmp id="8jccj">
  • <code id="8jccj"><tr id="8jccj"><noframes id="8jccj">
    <rt id="8jccj"></rt>
  • 參數(shù)資料
    型號(hào): SD-14597F3-215L
    廠商: DATA DEVICE CORP
    元件分類: 位置變換器
    英文描述: SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
    封裝: CERAMIC, FP-36
    文件頁數(shù): 12/14頁
    文件大?。?/td> 416K
    代理商: SD-14597F3-215L
    INTERFACING - DIGITAL OUTPUTS AND CONTROLS
    (CONTD)
    DATA TRANSFERS
    Digital output data from the SD-14595/96/97 can be transferred
    to 8-bit and 16-bit bus systems. For 8-bit systems, the MSB and
    LSB bytes are transferred sequentially. For 16-bit systems all
    bits are transferred at the same time
    DATA TRANSFER TO 8-BIT BUS
    FIGURES 11 and 12 show the connections and timing for trans-
    ferring data from the SD-14595/96/97 to an 8-bit bus.
    As can be seen by the timing diagram, the following occurs:
    1. The converter INH control is applied and must remain low for
    a minimum of 500 ns before valid data is transferred.
    2. HBE is set to a low state (logic 0) 350 ns MIN after INH goes
    low and must remain low for a minimum of 150 ns before the
    MSB data (1-8) is valid and transferred.
    3. As HBE is set to a high state (logic 1), LBE is brought low for
    a 150 ns MIN before the LSB data is valid and transferred.
    4. LBE should go high (to logic 1) at least 100 ns MAX before
    another device uses the bus.
    5.Setting INH high when data transfer is done, the data refresh
    cycle can begin. Note the time it takes for INH to go to a logic 1
    should be 100 ns minimum before valid data is transferred.
    Note: For further understanding, refer to the beginning of this
    section (Digital Interface, Digital Angle Outputs, Digital Angle
    Output Timing, and Inhibit).
    16-BIT DATA TRANSFER
    Data transfer to the 16-bit bus is much simpler than the 8-bit bus.
    FIGURES 13 and 14 (page 8) show the connections and timing
    for transferring data from the SD-14595/96/97 to a 16-bit bus.
    As can be seen by the timing diagram the following occurs:
    1. The converter INH control is applied and must remain low for
    a minimum of 500 ns before valid data is transferred.
    2. HBE and LBE are set to a low state (logic 0) 350 ns MIN after
    INH goes low and must remain low for a minimum of 150 ns
    before the data (1-16) is valid and transferred.
    3. HBE and LBE should go high (to logic 1) at least 100 ns MAX
    before another device uses the bus.
    4. INH goes high and data transfer is done and the data refresh
    cycle can begin. Note the time it takes for INH to go to a logic 1
    should be 100 ns minimum before valid data is transferred.
    Note: For further understanding, refer to the beginning of this
    section (Digital Interface, Digital Angle Outputs, Digital Angle
    Output Timing, and Inhibit).
    7
    SD-14595/96/97
    8-BIT BUS
    (MSB) BIT 1
    BIT 2
    BIT 3
    BIT 4
    BIT 5
    BIT 6
    BIT 7
    BIT 8
    BIT 9
    BIT 10
    BIT 11
    BIT 12
    BIT 13
    BIT 14
    BIT 15
    (LSB) BIT 16
    D7
    D6
    D5
    D4
    D3
    D2
    D1
    D0
    HBE
    LBE
    INH
    DATA 1-8
    VALID
    DATA 9-16
    VALID
    500 ns MIN
    150 ns MIN
    0 ns MIN
    100 ns MAX
    150 ns MIN
    0 ns MIN
    100 ns MAX
    LBE
    HBE
    FIGURE 11. DATA TRANSFER TO 8-BIT BUS
    FIGURE 12. DATA TRANSFER TO 8-BIT BUS TIMING
    相關(guān)PDF資料
    PDF描述
    SD-14597F3-215Q SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
    SD-14597F3-215S SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
    SD-14597F3-215W SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
    SD-14597F3-215Y SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
    SD-14597F3-222K SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    SD-14597F3-302 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchro-to-Digital Converter
    SD-14597F3-304 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchro-to-Digital Converter
    SD-14597F3-305 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchro-to-Digital Converter
    SD1460 功能描述:射頻放大器 RF Bipolar Trans RoHS:否 制造商:Skyworks Solutions, Inc. 類型:Low Noise Amplifier 工作頻率:2.3 GHz to 2.8 GHz P1dB:18.5 dBm 輸出截獲點(diǎn):37.5 dBm 功率增益類型:32 dB 噪聲系數(shù):0.85 dB 工作電源電壓:5 V 電源電流:125 mA 測(cè)試頻率:2.6 GHz 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 封裝:Reel
    SD1460-03 功能描述:兩極晶體管 - BJT NPN 28V 108MHz RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2