- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC26C94C1A (NXP SEMICONDUCTORS) Quad universal asynchronous receiver/transmitter QUART PDF資料下載
參數(shù)資料
| 型號： | SC26C94C1A |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Quad universal asynchronous receiver/transmitter QUART |
| 中文描述： | 4 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC52 |
| 封裝： | PLASTIC, SOT-238-3, LCC-52 |
| 文件頁數(shù)： | 24/33頁 |
| 文件大?。?/td> | 211K |
| 代理商： | SC26C94C1A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Philips Semiconductors
Product specification
SC26C94
Quad universal asynchronous receiver/transmitter (QUART)
1995 May 1
24
AC ELECTRICAL CHARACTERISTICS
1
T
A
= 25
°
C; V
CC
= 5V
±
10%, unless otherwise specified. Limits shown as nn/nn refer to Commercial/Industrial temperature range. Single
numbers apply to both ranges.
NO.
FIGURE
CHARACTERISTIC
LIMITS
Typ
UNIT
Min
10
45
0
0
Max
1
2
3
4
5
6
7
8
9
10
2
2
2
2
2
2
2
2
2
2
A[5:0] Setup time to RDN WRN Low
A[5:0] Hold time from RDN WRN Low
CEN Setup time to RDN WRN Low
2
CEN Hold time from RDN WRN High
2
RDN WRN Pulse Width Low
D[7:0] Data Valid after CEN and RDN Low
D[7:0] Data Bus floating after RDN or CEN High
D[7:0] Data Bus Setup time before WRN or CEN High
D[7:0] Hold time after WRN or CEN High
Time between Reads and/or Writes
3
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
110/115
110/115
30
40
8
50
NOTES:
1. Parameters are valid over specified temperature range. See ordering information table for applicable temperature range and operating
supply range.
2. Timing is illustrated and referenced to the WRN and RDN inputs. The device may also be operated with CEN as a ‘strobing’ input. CEN and
RDN (also CEN and WRN) are ANDed internally. As a consequence the signal asserted last initiates the cycle; the signal negated first
terminates the cycle. Address is latched at leading edge of a read or write cycle.
3. The RDN signal must be negated for this time to guarantee that internal registers update before the next read.
A[5:0]
CEN
RDN
WRN
D[7:0]
1
2
1
2
10
5
7
READ CYCLE
WRITE CYCLE
3
5
6
4
8
9
SD00164
Figure 2. A Read Cycle Followed by a Write Cycle without DACKN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC26C94C1N | Quad universal asynchronous receiver/transmitter QUART |
| SC26L198 | Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC26L198A1A | Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC26L198C1A | Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC26C198 | Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC26C94C1N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC26GA1/G | 制造商:GRAND-TEK TECHNOLOGY 功能描述:26WAY IDC SOCKET |
| SC26L198 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC26L198A1A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC26L198C1A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。