參數(shù)資料
型號： SC26C94
廠商： NXP Semiconductors N.V.
英文描述： Quad universal asynchronous receiver/transmitter QUART
中文描述： 四通用異步接收器/發(fā)送器夸脫
文件頁數(shù)： 12/33頁
文件大?。?/td> 211K
代理商： SC26C94
Philips Semiconductors
Product specification
SC26C94
Quad universal asynchronous receiver/transmitter (QUART)
1995 May 1
12
Table 4.
Register Bit Formats, Duart ab. [duplicated for Duart cd]
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
MR0 (Mode Register 0)
Rx Watchdog
Timer
RxINT2 bit
TxINT Control
These bits not implemented.
They should be considered Reserved.
0 = off
1 = on
These bits should normally be set to 0
x
x
x
x
MR1 (Mode Register 1)
RxRTS
Control
0 = No
1 = Yes
RxINT1 Select
Error Mode*
Parity Mode
Parity Type
Bits per Character
Normally set to 0
0 = Char
1 = Block
00 = With parity
01 = Force parity
10 = No parity
11 = Wake-up mode
0 = Even
1 = Odd
00 = 5
01 = 6
10 = 7
11 = 8
NOTE:
*In block error mode, block error conditions must be cleared by using the error reset command (command 4x) or a receiver reset.
MR2 (Mode Register 2)
Channel Mode
TxRTS
Control
CTS
Stop Bit Length*
00 = Normal
01 = Auto-echo
10 = Local loop
11 = Remote loop
0 = No
1 = Yes
0 = No
1 = Yes
0 = 0.563 4 = 0.813 8 = 1.563 C = 1.813
1 = 0.625 5 = 0.875 9 = 1.625 C = 1.875
2 = 0.688 6 = 0.938 A = 1.688 E = 1.938
3 = 0.750 7 = 1.000 B = 1.750 F = 2.000
NOTE:
Add 0.5 to values shown above for 0–7, if channel is programmed for 5 bits/char.
CSR (Clock Select Register)
Receiver Clock Select
Transmitter Clock Select
See text
See text
CR (Command Register)
Miscellaneous Commands
Disable Tx
Enable Tx
Disable Rx
Enable Rx
See text
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
NOTE:
Issuing commands contained in the upper four bits of the “Command Register” should be separated in time by at least three (3) X1
clock edges. Allow four (4) edges if the “X1 clock divide by 2” mode is used. A disabled transmitter cannot be loaded.
SR (Status Register)
Rec’d. Break
0 = No
1 = Yes
*
NOTE:
These status bits are appended to the corresponding data character in the receive FIFO. A read of the status register provides these
bits [7:5] from the top of the FIFO together with bits [4:0]. These bits are cleared by a reset error status command. Unless reset with the ‘Error
Reset’ (CR command 40) or receiver reset, these bits will remain active in the Status Register after the RxFIFO is empty. In block error mode,
block error conditions must be cleared by using the error reset command (command 4x) or a receiver reset.
Framing Error
0 = No
1 = Yes
*
Parity Error
0 = No
1 = Yes
*
Overrun Error
0 = No
1 = Yes
TxEMT
0 = No
1 = Yes
TxRDY
0 = No
1 = Yes
RxFULL
0 = No
1 = Yes
RxRDY
0 = No
1 = Yes
ACR (Auxiliary Control Register)
BRG Set
Select
0 = set 1
1 = set 2
Counter/Timer
Mode and Source
Delta
Delta
Delta
Delta
See text
0 = off
1 = on
0 = off
1 = on
0 = off
1 = on
0 = off
1 = on
相關(guān)PDF資料
PDF描述
SC26C94A1A Quad universal asynchronous receiver/transmitter QUART
SC26C94A1N Quad universal asynchronous receiver/transmitter QUART
SC26C94C1A Quad universal asynchronous receiver/transmitter QUART
SC26C94C1N Quad universal asynchronous receiver/transmitter QUART
SC26L198 Octal UART with TTL compatibility at 3.3V and 5V supply voltages
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC26C94A1A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART
SC26C94A1N 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART
SC26C94C1 制造商:SIG 功能描述:26C94
SC26C94C1A 制造商:NXP Semiconductors 功能描述:
SC26C94C1N 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*