www.national.com
220
Revision 1.1
G
Core Logic Module
(Continued)
10
GPWIO2_STS.
Indicates if PME was caused by activity on GPWIO2 (ball AF17).
0: No.
1: Yes.
Write 1 to clear.
For the PME to generate an SCI:
1)
Ensure that GPWIO2 is enabled as an input (F1BAR1+I/O Offset 15h[2] = 0)
2)
Set F1BAR1+I/O Offset 12h[10] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this
register above.)
If F1BAR1+I/O Offset 15h[6] = 1 it overrides these settings and GPWIO2 generates an SMI and the status is reported in
F1BAR0+00h/02h[0].
GPWIO1_STS.
Indicates if PME was caused by activity on GPWIO1 (ball AE16).
0: No.
1: Yes.
Write 1 to clear.
For the PME to generate an SCI:
1)
Ensure that GPWIO1 is enabled as an input (F1BAR1+I/O Offset 15h[1] = 0)
2)
Set F1BAR1+I/O Offset 12h[9] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this
register above.)
If F1BAR1+I/O Offset 15h[5] = 1 it overrides these settings and GPWIO1 generates an SMI and the status is reported in
F1BAR0+00h/02h[0].
GPWIO0_STS.
Indicates if PME was caused by activity on GPWIO0 (ball AC15).
0: No.
1: Yes.
Write 1 to clear.
For the PME to generate an SCI:
1)
Ensure that GPWIO0 is enabled as an input (F1BAR1+I/O Offset 15h[0] = 0)
2)
Set F1BAR1+I/O Offset 12h[8] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this
register above).
If F1BAR1+I/O Offset 15h[4] = 1 it overrides these settings and GPWIO0 generates an SMI and the status is reported in
F1BAR0+00h/02h[0].
Reserved.
Must be set to 0.
USB_STS.
Indicates if PME was caused by a USB interrupt event.
0: No.
1: Yes.
Write 1 to clear.
For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[6] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the
general description of this register above.)
THRM_STS.
Indicates if PME was caused by activity on THRM# (ball AE15).
0: No.
1: Yes.
Write 1 to clear.
For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[5] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1, (See Note 2 in the
general description of this register above,)
SMI_STS.
Indicates if
PME was caused by activity on the internal SMI# signal.
0: No.
1: Yes.
Write 1 to clear.
For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[4] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the
general description of this register above.)
9
8
7
6
5
4
Table 5-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)
Bit
Description