- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374699 > SAK-C164SV-2RF (INFINEON TECHNOLOGIES AG) 16-Bit Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | SAK-C164SV-2RF |
| 廠(chǎng)商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 16-Bit Single-Chip Microcontroller |
| 中文描述： | 16位單片機(jī) |
| 文件頁(yè)數(shù)： | 51/65頁(yè) |
| 文件大?。?/td> | 648K |
| 代理商： | SAK-C164SV-2RF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
C164SV
Data Sheet
47
V1.0, 2003-04
Preliminary
Due to this adaptation to the input clock the frequency of
f
CPU
is constantly adjusted so
it is locked to
f
OSC
. The slight variation causes a jitter of
f
CPU
which also effects the
duration of individual TCLs.
The timings listed in the AC Characteristics that refer to TCLs therefore must be
calculated using the minimum TCL that is possible under the respective circumstances.
The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCL is lower than
for one single TCL (see formula and
Figure 11
).
For a period of
N
×
TCL the minimum value is computed using the corresponding
deviation D
N
:
(
N
×
TCL)
min
=
N
×
TCL
NOM
- D
N
; D
N
[ns] =
±
(13.3 +
N
×
6.3)/
f
CPU
[MHz],
where
N
= number of consecutive TCLs and 1
≤
N
≤
40.
So for a period of 3 TCLs @ 25 MHz (i.e.
N
= 3): D
3
= (13.3 +
3
×
6.3)/25 = 1.288 ns,
and (3TCL)
min
= 3TCL
NOM
- 1.288 ns = 58.7 ns (@
f
CPU
= 25 MHz).
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is neglectible.
Note: For all periods longer than 40 TCL the N = 40 value can be used (see
Figure 11
).
Figure 11
Approximated Maximum Accumulated PLL Jitter
MCD04455
N
Max. jitter
D
N
±1
±10
±20
±30
ns
±26.5
1
10
20
40
This approximated formula is valid for
1
N
<
f
CPU
<
10 MHz
16 MHz
20 MHz
25 MHz
30
<
<
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAF-C164SV-2R25F | 16-Bit Single-Chip Microcontroller |
| SAF-C164SV-2RF | 16-Bit Single-Chip Microcontroller |
| SAK-C164SV-2R25F | 16-Bit Single-Chip Microcontroller |
| SAK-C167CR-LM | 16-Bit CMOS Single-Chip Microcontroller |
| SAK-C167CS-4R33M | 16-Bit Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAK-C167CR-16R33M | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| SAK-C167CR-16RM | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| SAK-C167CR-16RM HA+ | 功能描述:16位微控制器 - MCU 16-Bit Single-Chip Microcontroller RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線(xiàn)寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| SAK-C167CR-4R33M | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| SAK-C167CR-4RM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。