- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98074 > SAF-C515C-8EMCA (INFINEON TECHNOLOGIES AG) 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | SAF-C515C-8EMCA |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, MQFP-80 |
| 文件頁(yè)數(shù)： | 14/97頁(yè) |
| 文件大?。?/td> | 1298K |
| 代理商： | SAF-C515C-8EMCA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)
C515C
Data Sheet
17
2003-02
Control of XRAM/CAN Controller Access
The XRAM in the C515C is a memory area that is logically located at the upper end of
the external memory space, but is integrated on the chip. Because the XRAM and the
CAN controller is used in the same way as external data memory the same instruction
types (MOVX) must be used for accessing the XRAM. Two bits in SFR SYSCON,
XMAP0 and XMAP1, control the accesses to the XRAM and the CAN controller.
SYSCON
Special Function Register
(B1H)
C515C-8R Reset Value: X010XX01B
C515C-8E Reset Value: X010X001B
Bit XMAP0 is hardware protected. If it is reset once (XRAM/CAN controller access
enabled) it cannot be set by software. Only a reset operation will set the XMAP0 bit
again.
Bit
Function
XMAP1
XRAM/CAN controller visible access control
Control bit for RD/WR signals during XRAM/CAN Controller
accesses. If addresses are outside the XRAM/CAN controller
address range or if XRAM is disabled, this bit has no effect.
XMAP1 = 0: The signals RD and WR are not activated during
accesses to the XRAM/CAN Controller
XMAP1 = 1: Ports 0, 2 and the signals RD and WR are activated
during accesses to XRAM/CAN Controller. In this
mode, address and data information during
XRAM/CAN Controller accesses are visible externally.
XMAP0
Global XRAM/CAN controller access enable/disable control
XMAP0 = 0: The access to XRAM and CAN controller is enabled.
XMAP0 = 1: The access to XRAM and CAN controller is disabled
(default after reset). All MOVX accesses are
performed via the external bus. Further, this bit is
hardware protected.
76543210
Bit No.
MSB
LSB
EALE
RMAP
–
B1H
SYSCON
CSWO XMAP1
–PMOD
XMAP0
The function of the shaded bits is not described in this section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAF-C517A-4R24M | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| SAF-C868-1RR | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDSO38 |
| SAF-C868-1SR | 8-BIT, 40 MHz, MICROCONTROLLER, PDSO38 |
| SAF-TC1130-L150EBGREEN | 32-BIT, FLASH, 150 MHz, MICROCONTROLLER, PBGA208 |
| SAF-TC11IB-64D96EBC | 32-BIT, 96 MHz, RISC MICROCONTROLLER, PBGA388 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAFC515C8EMCAT | 制造商:Infineon Technologies AG 功能描述:MCU 8-bit C500 8051 CISC 64KB EPROM 5V 80-Pin MQFP T/R |
| SAF-C515C-8EMCATR | 制造商:Rochester Electronics LLC 功能描述: |
| SAFC515C8EMCAX | 制造商:Infineon Technologies AG 功能描述:MCU 8-Bit C500 8051 CISC 64KB EPROM 5V 80-Pin MQFP |
| SAF-C515C-8EM-CAXT | 制造商:Infineon Technologies AG 功能描述: |
| SAF-C515C-8RM | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。