
2000 Jan 31
13
Philips Semiconductors
Preliminary specification
Integrated MPEG AVGD decoders
SAA7215; SAA7216; SAA7221
AV_DATA(7)
ERROR
A_STROBE
V_STROBE
V
SS
(gate input)
CPU_SEL(0)
CLK
V
SS
SIZ(1)
SIZ(0)
ADDRESS(20)
ADDRESS(19)
ADDRESS(18)
ADDRESS(17)
ADDRESS(16)
ADDRESS(15)
ADDRESS(14)
ADDRESS(13)
ADDRESS(12)
ADDRESS(11)
V
SS(CO)
V
DD(CO)
V
DD
ADDRESS(10)
ADDRESS(9)
ADDRESS(8)
ADDRESS(7)
ADDRESS(6)
ADDRESS(5)
ADDRESS(4)
ADDRESS(3)
ADDRESS(2)
ADDRESS(1)
ADDRESS(0)
R/W
DMA_RDY
DMA_DONE
DMA_REQ
DMA_ACK
CS
RG
CS
SD
/ADDRESS(21)
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
I
I
I
I
MPEG stream port input (bit 7); note 2
flag for bitstream error; note 2
audio data strobe for AV_DATA and A_DATA inputs; note 2
video data strobe for AV_DATA and A_DATA inputs; note 2
ground for pad ring
CPU data interface selection (0) input; note 2; note 3
27 or 40.5 MHz clock input; note 2
ground for pad ring
size of data on bus DATA (1) input; note 2
size of data on bus DATA (0) input; note 2
CPU address input (bit 20); note 2
CPU address input (bit 19); note 2
CPU address input (bit 18); note 2
CPU address input (bit 17); note 2
CPU address input (bit 16); note 2
CPU address input (bit 15); note 2
CPU address input (bit 14); note 2
CPU address input (bit 13); note 2
CPU address input (bit 12); note 2
CPU address input (bit 11); note 2
ground for core logic
supply voltage for digital core logic
supply voltage for pad ring
CPU address input (bit 10); note 2
CPU address input (bit 9); note 2
CPU address input (bit 8); note 2
CPU address input (bit 7); note 2
CPU address input (bit 6); note 2
CPU address input (bit 5); note 2
CPU address input (bit 4); note 2
CPU address input (bit 3); note 2
CPU address input (bit 2); note 2
CPU address input (bit 1); note 2
CPU address input (bit 0); note 2
read or write input; note 2
DMA ready output; note 2
DMA end input; note 2
DMA request input or output; note 2
DMA acknowledge input; note 2
chip select for control register access input; note 2
chip select for SDRAM access or CPU address (bit 21) input; note 2
S
I
I
S
I
I
I
I
I
I
I
I
I
I
I
I
S
S
S
I
I
I
I
I
I
I
I
I
I
I
I
O/Z
I
I/O
I
I
I
SYMBOL
PIN
TYPE
(1)
DESCRIPTION