參數(shù)資料
型號(hào): SAA7206H
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: DVB compliant descrambler
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: 14 X 20 MM, 2.80 MM HEIGHT, PLASTIC, SOT-319-2, QFP-64
文件頁(yè)數(shù): 15/52頁(yè)
文件大?。?/td> 193K
代理商: SAA7206H
1996 Oct 09
15
Philips Semiconductors
Product specification
DVB compliant descrambler
SAA7206H
7.4
Microcontroller interface
The microcontroller interface provides a means of
communication between a system controller (for instance
“Philips 90CE201”) in a digital TV receiver and the
descrambler internal registers and buffers. The physical
interface consists of:
DAT7 to DAT0; an 8-bit wide bidirectional data bus.
Data and address information are multiplexed on this
bus.
DCS; an active LOW chip select signal.
The descrambler only responds to microcontroller
communication if this signal is driven LOW.
R/W; an active HIGH read signal, indicating that the
microcontroller is attempting to read data from registers
or buffers inside the descrambler. If this signal is LOW,
data is being written to registers or buffers inside the
descrambler.
A1 and A0; a 2-bit address bus. If the least significant
address bit (0) is logic 0, the most significant byte of a
16-bit register is addressed, otherwise the least
significant byte is selected. If the most significant
address bit (1) is logic 1 DAT7 to DAT0 carries the
address information, otherwise it will carry control data.
IRQ; an active LOW (open-drain output) interrupt
request signal. An interrupt is set if one of the15 bits in
the descramblers internal interrupt register is set.
The interrupt mechanism consists of three 15-bit
registers and one 4-bit register, as illustrated in Fig.8.
The interrupt status register enables the microcontroller
to monitor the momentary status of the interrupts.
This is particularly useful during read operations in the
descramblers CA buffers, as the interrupt status bits in
question [‘flt0_stat’, ‘flt1_stat’, etc. (see Table 10,
addresses 0x0002 and 0x0004)] are reset when the
buffers have been emptied or released.
The interrupt mask register (see Table 10,
address 0x0001) prevents individual interrupts from
resetting IRQ (to logic 0). The interrupt status bits are
logically ANDed with the mask. If a rising edge occurs on
one of the resulting signals, it is latched into the interrupt
register, thus resetting IRQ.
Table 6
Definition of interrupt mechanism; see Fig.8
BIT NUMBER
MEANING OF INTERRUPT
0
1
2
3
4
5
6
7
8
9
filter 0 retrieved CA data
filter 1 retrieved CA data
filter 2 retrieved CA data
filter 3 retrieved CA data
filter 4 retrieved CA data
filter 5 retrieved CA data
filter 6 retrieved CA data
filter 7 retrieved CA data
filter 8 retrieved CA data
filter 9 retrieved CA data
filter 10 retrieved CA data
filter 11 retrieved CA data
filter 12 retrieved CA data
filter 13 retrieved CA data
filter 14, 15, 16 or 17 retrieved
CA data
empty
10
11
12
13
14
15
Fig.8
Descrambler version 3, microcontroller
interrupt mechanism.
The interrupt register is reset when addressed.
handbook, halfpage
MGG320
19-bit status
0x0001
(write only)
15-bit mask
0x0000
(read/write)
15-bit interrupt
momentary status of the
individual interrupt bits
enables/disables
individual interrupts
latched interrupts, indicating
which interrupt(s) set IRQ
IRQ
相關(guān)PDF資料
PDF描述
SAA7216HS Integrated MPEG AVGD decoders
SAA7221HS Integrated MPEG AVGD decoders
SAA7215 Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器)
SAA7221 Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器)
SAA7215HS Integrated MPEG AVGD decoders
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7207H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Reed Solomon decoder IC
SAA7207H/C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Reed Solomon decoder IC
SAA7210 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Decoder for compact disc digital audio system
SAA7212 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG AVG decoder
SAA7212H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG AVG decoder