- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372114 > SAA7205H (NXP SEMICONDUCTORS) MPEG-2 systems demultiplexer PDF資料下載
參數(shù)資料
| 型號： | SAA7205H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | MPEG-2 systems demultiplexer |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 文件頁數(shù)： | 12/84頁 |
| 文件大?。?/td> | 363K |
| 代理商： | SAA7205H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
1997 Jan 21
12
Philips Semiconductors
Preliminary specification
MPEG-2 systems demultiplexer
SAA7205H
It should be noted that audio and video data can be
optionally combined on the output bus to interface to
combined audio/video decoders. In this mode the video
bus is controlled by the VSEL signal, an audio request
signal (AUDATR) and a video request signal (VREQ;
optional). Video and audio bytes are output at 9 MBytes
and are interleaved with a programmable audio/video
ratio.
7.1.8
P
ROGRAM CLOCK REFERENCE PROCESSOR
The PCR processor is capable of regenerating a local
system time clock. This block contains a digital clock
recovery loop. Two local clock counters generate an
absolute timing value (cycle time approximately 24 hours),
which is used to verify the phase relationship between the
local system time clock and the transmitter reference clock
(Program Clock Reference, or PCR). Two STC counters
are implemented to allow for correct handling of PCR
discontinuations.
7.1.9
T
IME STAMP PROCESSORS
These two PTS/DTS processors are capable of
synchronizing attached source decoders. The PTS/DTS
processors retrieve time stamps from the incoming
transport stream. They also compare emulated time
stamps (PTS/DTS) with the local absolute time value
generated by the PCR processor. In the event of equality
a microcontroller interrupt is generated.
The microcontroller can respond to this pulse by
instructing the attached source decoders to start decoding,
or to start presentation. For audio, the PTS values are
stored in the audio FIFO to be used for synchronization of
the FIFO output stream (called lip-sync).
7.1.10
FIFO
BUFFERS
There are two FIFO buffers for audio and video (6 kBytes
and 768 Bytes respectively), including buffer control, to
interface between different clock systems. These FIFOs
are filled at byte clock (CCLKI/3) frequency and emptied
on the acquisition clocks of the respective source
decoders [9 MByte/s for video and combined audio/video,
and a frequency in the range 32 to 448 kbit/s (hardware
sync), or 9 Mbit/s (software sync) for audio].
7.1.11
M
ICROCONTROLLER INTERFACE
The microcontroller interface provides protocol handling
for the memory mapped I/O control bus (Philips
P90CE201 compatible). This module also contains an
interrupt request handler and data filters for retrieval of
Program Specific Information (PSI), service information
(SI), Electronic Program Guides (EPG) (private sections),
subtitling (private sections) and low speed (LS) data
(private).
7.1.11.1
Short filters
The short filters select data on the basis of PIDs and a
combination of MPEG-2 section addressing fields.
Selected data is stored in twelve 1 kByte (constrained
random access) buffers. These buffers are located in the
external SRAM memory and can be read by the
microcontroller. The short filters are capable of monitoring
12 section streams simultaneously.
7.1.11.2
Long filters
The long filters also select data on the basis of PIDs and a
combination of MPEG-2 section addressing fields.
Selected data is stored in four 4 kByte (constrained
random access) buffers. These buffers are located in the
external SRAM memory and can be read by the
microcontroller. The long filters are capable of monitoring
4 section streams simultaneously.
7.1.11.3
Subtitling filter
The subtitling filter is capable of retrieving transport packet
payloads or PES payloads from the input stream, on the
basis of a programmable filter. It is also capable of
retrieving adaptation field and PES header private data.
Data is stored in a 4 kByte FIFO which is located in the
external SRAM memory and can be read by the
microcontroller.
Table 1
Filter types
FILTER TYPE
NUMBER OF FILTERS
BUFFER SIZE
12
×
1 kByte
4
×
4 kByte
1
×
4 kByte
REMARKS
Short (sections)
Long (sections)
Subtitling
12
4
1
PES and PES payload (ES), adaption field
private data, PES header private data
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7206 | DVB compliant descrambler |
| SAA7206H | DVB compliant descrambler |
| SAA7216HS | Integrated MPEG AVGD decoders |
| SAA7221HS | Integrated MPEG AVGD decoders |
| SAA7215 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7206 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DVB compliant descrambler |
| SAA7206H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DVB compliant descrambler |
| SAA7207H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Reed Solomon decoder IC |
| SAA7207H/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Reed Solomon decoder IC |
| SAA7210 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Decoder for compact disc digital audio system |
發(fā)布緊急采購，3分鐘左右您將得到回復。