- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA7188A (NXP Semiconductors N.V.) Digital Video Encoder (DENC2-M)(數(shù)字視頻編碼器(DENC2-M)) PDF資料下載
參數(shù)資料
| 型號： | SAA7188A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital Video Encoder (DENC2-M)(數(shù)字視頻編碼器(DENC2-M)) |
| 中文描述： | 數(shù)字視頻編碼器（DENC2米）（數(shù)字視頻編碼器（DENC2米）） |
| 文件頁數(shù)： | 7/36頁 |
| 文件大小： | 252K |
| 代理商： | SAA7188A |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1996 Jul 08
7
Philips Semiconductors
Preliminary specification
Digital Video Encoder (DENC2-M)
SAA7188A
FUNCTIONAL DESCRIPTION
The digital MPEG-compatible video encoder (DENC2-M)
encodes digital luminance and chrominance into analog
CVBS and simultaneously S-Video (Y/C) signals. NTSC-M
and PAL B/G standards also sub-standards are supported.
The basic encoder function consists of subcarrier
generation and colour modulation also insertion of
synchronization signals. Luminance and chrominance
signals are filtered in accordance with the standard
requirements RS-170-A and CCIR 624.
For ease of analog post filtering the signals are twice
oversampled with respect to pixel clock before
digital-to-analog conversion.
For total filter transfer characteristics see Figs 3 to 6. The
DACs are realized with full 10-bit resolution. The encoder
provides three 8-bit wide data ports, that serve different
applications.
The MPEG Port (MP) and the Video Port (VP) accept
8 lines multiplexed Cb-Y-Cr data.
The Video Port (VP) is also able to handle DIG-TV2 family
compatible 16-bit YUV signals. In this event, the Data Port
(DP) is used for the U/V components.
The Data Port can alternatively handle the data of an 8-bit
wide microprocessor interface.
The 8-bit multiplexed Cb-Y-Cr formats are CCIR 656
(D1 format) compatible, but the SAV, EAV etc. codes are
not decoded.
A crystal-stable master clock (LLC) of 27 MHz, which is
twice the CCIR line-locked pixel clock of 13.5 MHz, needs
to be supplied externally. Optionally, a crystal oscillator
input/output pair of pins and an on-chip clock driver is
provided. Additionally, a DMSD2 compatible clock
interface, using CREF (input or output) and RTC (see
“data sheet SAA7151B”) is available.
The DENC2-M synthesizes all necessary internal signals,
colour subcarrier frequency, and synchronization signals,
from that clock. DENC2-M is always timing master for the
MPEG Port (MP), but it can additionally be configured as
master or slave for the Video Port (VP).
The IC also contains Closed Caption and Extended Data
Services Encoding (Line 21) and supports Anti-Taping
signal generation in accordance with Macrovision; it also
supports OSD via KEY and three-bit overlay techniques by
a 24
×
8 LUT.
The IC can be programmed via I
2
C-bus or 8-bit MPU
interface, but only one interface configuration can be
active at a time; if the 16-bit Video Port mode (VP and DP)
is being used, only the I
2
C-bus interface can be selected.
A number of possibilities are provided for setting of
different video parameters such as:
Black and blanking level control
Colour subcarrier frequency
Variable burst amplitude etc.
During reset (RESET = LOW) and after reset is released,
all digital I/O stages are set to input mode. A reset forces
the control interfaces to abort any running bus transfer and
to set register 3AH to contents 13H, register 61H to
contents 15H, and register 6CH to contents 00H. All other
control registers are not influenced by a reset.
Data manager
In the data manager, real time arbitration on the data
stream to be encoded is performed.
Depending on hardware conditions (signals on pins
SEL_ED, KEY, OSD2 to OSD0, MP7 to to MP0,
VP7 to VP0 and DP7 to DP0) and different software
programming either data from the MP port, from the
VP port, or from the OSD port are selected to be encoded
to CVBS and Y/C signals.
Optionally, the OSD colour look-up tables located in this
block, can be read out in a pre-defined sequence (8 steps
per active video line), achieving e.g. a colour bar test
pattern generator without need for an external data
source. The colour bar function is only under software
control.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7201 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
| SAA7201H | Integrated MPEG2 AVG decoder |
| SAA7212 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
| SAA7212H | Integrated MPEG AVG decoder |
| SAA7219 | MPEG2 Transport RISC Processor(MPEG2 傳送RISC處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7188AWP | 制造商:NXP Semiconductors 功能描述:COLOR SIGNAL ENCODER, PQCC68 |
| SAA7191B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Multistandard Colour Decoder, Square Pixel DMSD-SQP |
| SAA7191WP | 制造商:NXP Semiconductors 功能描述:7191WP |
| SAA7192A/AA68A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
| SAA7192AWP | 制造商:NXP Semiconductors 功能描述:IMAGE PROCESSOR, 68 Pin, Plastic, PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。