- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7124 (NXP Semiconductors N.V.) Digital Video Encoder ECO-DENC PDF資料下載
參數(shù)資料
| 型號： | SAA7124 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital Video Encoder ECO-DENC |
| 中文描述： | 數(shù)字視頻編碼器生態(tài)DENC |
| 文件頁數(shù)： | 15/44頁 |
| 文件大?。?/td> | 344K |
| 代理商： | SAA7124 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
1996 Nov 07
15
Philips Semiconductors
Preliminary specification
Digital Video Encoder (ECO-DENC)
SAA7124; SAA7125
If there are missing pulses at RCV1 and/or RCV2, the time
base of ECO-DENC runs free, thus an arbitrary number of
synchronization slopes may miss, but no additional pulses
(with the incorrect phase) must occur.
If the vertical and horizontal phase is derived from RCV1,
RCV2 can be used for horizontal or composite blanking
input or output.
Alternatively, the device can be triggered by auxiliary
codes in a “CCIR 656”data stream at the MP port.
In the master mode, the time base of the circuit
continuously runs free. On the RCV1 port, the IC can
output:
A Vertical Sync signal (VS) with 3 or 2.5 lines duration,
or;
An ODD/EVEN signal which is LOW in odd fields, or;
A field sequence signal (FSEQ) which is HIGH in the first
of 4, 8 fields respectively.
On the RCV2 port, the IC can provide a horizontal pulse
with programmable start and stop phase; this pulse can be
inhibited in the vertical blanking period to build up, for
example, a composite blanking signal.
The polarity of both RCV1 and RCV2 is selectable by
software control.
Field length is in accordance with to 50 Hz or 60 Hz
standards, including non-interlaced options; start and end
of its active part can be programmed. The active part of a
field always starts at the beginning of a line, If the standard
blanking option SBLBN is not set.
I
2
C-bus interface
The I
2
C-bus interface is a standard slave transceiver,
supporting 7-bit slave addresses and 400 kbits/s
guaranteed transfer rate. It uses 8-bit subaddressing with
an auto-increment function. All registers are write only,
except one readable status byte.
Two I
2
C-bus slave addresses are selected:
88H: LOW at pin SA
8CH: HIGH at pin SA.
Input levels and formats
ECO-DENC expects digital Y, Cb, Cr data with levels
(digital codes) in accordance with “CCIR 601”
For C and CVBS outputs, deviating amplitudes of the
colour difference signals can be compensated by
independent gain control setting, while gain for luminance
is set to predefined values, distinguishable for 7.5 IRE
set-up or without set-up.
For RGB (or Y, Cb and Cr) outputs fixed amplification in
accordance with “CCIR 601”is provided.
Reference levels are measured with a colour bar,
100% white, 100% amplitude and 100% saturation.
T
RANSFORMATION
R = Y + 1.3707
×
(Cr
128)
G = Y
0.3365
×
(Cb
128)
0.6982
×
(Cr
128)
B = Y + 1.7324
×
(Cb
128).
Representation of R, G and B at the output is 9 bits at
27 MHz.
Table 2
8-bit multiplexed format (similar to “CCIR 656”)
TIME
BITS
0
1
2
2
4
5
6
7
Sample
Luminance pixel number
Colour pixel number
Cb
0
Y
0
Cr
0
Y
1
Cb
2
Y
2
Cr
2
Y
3
0
1
2
3
0
2
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7124H | Digital Video Encoder ECO-DENC |
| SAA7125 | Digital Video Encoder ECO-DENC |
| SAA7125H | Digital Video Encoder ECO-DENC |
| SAA7124WP | Digital Video Encoder ECO-DENC |
| SAA7125HZ | Digital Video Encoder ECO-DENC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7124H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder ECO-DENC |
| SAA7124HZ | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder ECO-DENC |
| SAA7124WP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder ECO-DENC |
| SAA7125 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder ECO-DENC |
| SAA7125H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder ECO-DENC |
發(fā)布緊急采購，3分鐘左右您將得到回復。