- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372112 > SAA7102 (NXP Semiconductors N.V.) Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7102 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類(lèi)： | 圓形連接器 |
| 英文描述： | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| 中文描述： | 數(shù)字視頻編碼器 |
| 文件頁(yè)數(shù)： | 49/76頁(yè) |
| 文件大小： | 289K |
| 代理商： | SAA7102 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
2001 Sep 25
49
Philips Semiconductors
Product specification
Digital video encoder
SAA7102; SAA7103
Table 64
Subaddress 6DH
Table 65
Subaddress 6EH
Table 66
Logic levels and function of PHRES
Table 67
Logic levels and function of LDEL
Table 68
Logic levels and function of FLC
DATA BYTE
DESCRIPTION
VTRIG
sets the vertical trigger phase related to chip-internal vertical input
increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines;
variation range of VTRIG = 0 to 31 (1FH); the default value is 0
DATA BYTE
LOGIC
LEVEL
DESCRIPTION
BLCKON
0
1
encoder in normal operation mode; default after reset
output signal is forced to blanking level
selects the phase reset mode of the colour subcarrier generator; see Table 66
selects the delay on luminance path with reference to chrominance path; see Table 67
field length control; see Table 68
PHRES
LDEL
FLC
DATA BYTE
DESCRIPTION
PHRES1
PHRES0
0
0
1
1
0
1
0
1
no subcarrier reset
subcarrier reset every two lines
subcarrier reset every eight fields
subcarrier reset every four fields
DATA BYTE
DESCRIPTION
LDEL1
LDEL0
0
0
1
1
0
1
0
1
no luminance delay; default after reset
1 LLC luminance delay
2 LLC luminance delay
3 LLC luminance delay
DATA BYTE
DESCRIPTION
FLC1
FLC0
0
0
1
1
0
1
0
1
interlaced 312.5 lines/field at 50 Hz, 262.5 lines/field at 60 Hz; default after reset
non-interlaced 312 lines/field at 50 Hz, 262 lines/field at 60 Hz
non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz
non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7102E | Digital video encoder |
| SAA7102H | Digital video encoder |
| SAA7103 | Digital video encoder |
| SAA7103E | Digital video encoder |
| SAA7103H | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:48; Connector Shell Size:36; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7102_06 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital video encoder |
| SAA7102E | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital video encoder |
| SAA7102H | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital video encoder |
| SAA7103 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital video encoder |
| SAA7103E | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital video encoder |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。