- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA5250 (NXP Semiconductors N.V.) Interface for data acquisition and control for multi-standard teletext systems PDF資料下載
參數(shù)資料
| 型號： | SAA5250 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Interface for data acquisition and control for multi-standard teletext systems |
| 中文描述： | 接口數(shù)據(jù)采集和控制的多標準圖文電視系統(tǒng) |
| 文件頁數(shù)： | 15/35頁 |
| 文件大?。?/td> | 173K |
| 代理商： | SAA5250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
January 1987
15
Philips Semiconductors
Product specification
Interface for data acquisition and control
(for multi-standard teletext systems)
SAA5250
Clock generation
The clock generator does the following:
acts as a buffer for the DCK clock
generates the character clock
As soon as a framing code has been detected, a divide by 8 counter is initialized and the character clock is started. The
clock drives the following:
sequence controller
parallel registers
format counter
Processing of VAL and CBB signals
The circuit has one input (VAL IN/SYNC) and two outputs (VAL OUT and CBB). The circuit consists of:
7-bit counter operating at DCK frequency which produces the framing code validation pulse delay
7-bit comparator which compares the contents of the R5 register (bits R56 to R50) to the bit counter
a 6-bit counter operating at DCK frequency which produces the CBB pulse width
6-bit comparator which compares the contents of the R7 register (bits R75 to R70) to the bit counter
control logic required to provide the start condition for the VAL signal and the CBB pulse width (on the negative or
positive edge of the sync signal)
The CBB signal useful occurs when the associated video processor:
has no sandcastle pulse to send back to the demodulator
carries out the synchronization of the time base clock. In this event the CBB acts as a data slicer reset pulse
The VAL OUT is a control signal which reflects the internal framing code window.
Prefix processing
(see Table 21)
Figs 4 to 9 show the acquisition flow charts for each prefix type coded in the R0 register (bits R02 to R00).
As soon as an initialization command is received by the CIDAC, a write command to the R6 register (only the address is
significant), is ready to receive data from a dedicated channel number and store the data in the FIFO memory (explained
in the following paragraphs, each paragraph being dedicated to an individual type of prefix).
DIDON long
(see Fig.4)
In this mode, the continuity index, format and data bytes are written into the FIFO memory. (In fast mode, information
can be written into the FIFO memory only after a page detection.)
相關PDF資料 |
PDF描述 |
|---|---|
| SAA5250P | Interface for data acquisition and control for multi-standard teletext systems |
| SAA5250T | Interface for data acquisition and control for multi-standard teletext systems |
| SAA5252 | Line twenty-one acquisition and display LITOD |
| SAA5252P | Line twenty-one acquisition and display LITOD |
| SAA5252T | Line twenty-one acquisition and display LITOD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA5250P | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Interface for data acquisition and control for multi-standard teletext systems |
| SAA5250T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Interface for data acquisition and control for multi-standard teletext systems |
| SAA5252 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Line twenty-one acquisition and display LITOD |
| SAA5252P | 制造商:NXP Semiconductors 功能描述:TELETEXT DECODER, PDIP24 |
| SAA5252T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Line twenty-one acquisition and display LITOD |
發(fā)布緊急采購，3分鐘左右您將得到回復。