- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372108 > SA8026DH (NXP SEMICONDUCTORS) ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% PDF資料下載
參數(shù)資料
| 型號(hào)： | SA8026DH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO20 |
| 封裝： | 4.40 MM, PLASTIC, TSSOP-20 |
| 文件頁(yè)數(shù)： | 12/18頁(yè) |
| 文件大?。?/td> | 289K |
| 代理商： | SA8026DH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Philips Semiconductors
Product specification
SA8026
2.5GHz low voltage fractional-N dual frequency
synthesizer
1999 Nov 04
12
Data format
Table 1. Format of programmed data
Last In
MSB
Serial Programming Format
First In LSB
p23
p22
p21
p20
../..
../..
p1
p0
Table 2. A word, length 24 bits
Last In
MSB
LSB
First In
Address
fmod
Fractional-N
Main Divider ratio
Spare
0
0
FM
NF2
NF1
NF0
N15
N14
N13
N12
N11
N10
N9
N8
N7
N6
N5
N4
N3
N2
N1
N0
SK1
SK2
Default
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
1
0
0
0
0
0
0
A word select
Fixed to 00.
Fractional Modulus select
FM 0 = modulo 8, 1 = modulo 5.
Fractional-N Increment
NF2..0 Fractional N Increment values 000 to 111.
N-Divider
N0..N15, Main divider values 512 to 65535 allowed for divider ratio.
Table 3. B word, length 24 bits
Address
Reference Divider
Lock
PD
Fractional Compensation DAC
0
1
R9
R8
R7
R6
R5
R4
R3
R2
R1
R0
L1
L0
Main
Aux
FC7
FC6
FC5
FC4
FC3
FC2
FC1
FC0
Default
0
0
0
1
0
1
0
0
0
1
0
0
1
1
0
1
0
1
0
0
0
0
B word select
Fixed to 01
R-Divider
R0..R9, Reference divider values 4 to 1023 allowed for divider ration.
Lock detect output
L1 L0
0 0
0 1
1 0
1 1
When auxiliary loop and main loop are in power down mode, the lock indicator is low.
Combined main, aux. lock detect signal present at the LOCK pin (push/pull).
Combined main, aux, lock detect signal present at the LOCK pin (open drain).
Main lock detect signal present at the LOCK pin (push/pull).
Auxiliary loop lock detect signal present at the LOCK pin (push/pull).
Power down
Main = 1: power to N-divider, reference divider, main charge pumps, Main = 0 to power down.
Aux = 1: power to Aux divider, reference divider, aux charge pump, Aux = 0 to power down.
Fractional Compensation
FC7..0 Fractional Compensation charge pump current DAC, values 0 to 255.
Table 4. C word, length 24 bits
Address
Auxiliary Divider
CP
SM
SA
1
0
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
CP1
CP0
SM2
SM1
SM0
SA2
SA1
SA0
Default
0
0
0
0
0
1
1
1
0
0
1
0
1
0
1
1
0
0
0
0
0
0
C word select
Fixed to 10
A-Divider
A0..A13, Auxiliary divider values 128 to 16383 allowed for divider ratio.
Charge pump current Ratio
CP1, CP0: Charge pump current ratio, see table of charge pump currents.
Main comparison select
SM
comparison divider select for main phase detector.
Aux comparison select
SA
Comparison divider select for auxiliary phase detector.
Table 5. D word, length 24 bits
Address
Synthesizer Test Bits
Synthesizer Test Bits
1
1
0
–
–
–
–
–
Tspu
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Tspu: Speed up = 1
Forces the main charge pumps in speed-up mode all the time.
NOTE
: All test bits must be set to 0 for normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA8027 | 2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer |
| SA8027DH | 2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer |
| SA8027W | 2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer |
| SA8028 | 2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers |
| SA8028W | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA8027 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer |
| SA8027DH | 功能描述:鎖相環(huán) - PLL DUAL FRACTIONAL N SYNTHESIZER RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SA8027DH,512 | 功能描述:射頻無(wú)線雜項(xiàng) DUAL FRACTIONAL N RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| SA8027DH,518 | 功能描述:鎖相環(huán) - PLL DUAL FRACTIONAL N RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SA8027DH-T | 功能描述:鎖相環(huán) - PLL DUAL FRACTIONAL N SYNTHESIZER RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。