- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373361 > SA24C1024LEMW (Electronic Theatre Controls, Inc.) TRANS PNP W/RES 30 HFE SSMINI 3P PDF資料下載
參數(shù)資料
| 型號： | SA24C1024LEMW |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | TRANS PNP W/RES 30 HFE SSMINI 3P |
| 中文描述： | 1024Kb EEPROM的進口證 |
| 文件頁數(shù)： | 16/27頁 |
| 文件大?。?/td> | 680K |
| 代理商： | SA24C1024LEMW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
SA24C1024 Datasheet
SAIFUN
Device Operation
16
The SA24C1024 supports a bidirectional
bus-oriented protocol, which defines any
device that sends data onto the bus as a
transmitter and the receiving device as the
receiver. The device controlling the transfer
is defined as the Master and the device
that is controlled is the Slave. The Master
always initiates data transfers and provides
the clock for both transmit and receive
operations. The SA24C1024 is therefore
considered to be the Slave in all
applications.
Clock and Data Conventions
Data states on the SDA line can change
only during SCL LOW. SDA state changes
during SCL HIGH are reserved for
indicating START and STOP conditions.
For more details, see Figure 10.
START Condition
All commands are preceded by the START
condition,
which
is
transition of SDA when SCL is HIGH. The
SA24C1024 continuously monitors the
SDA and SCL lines for the START
condition and does not respond to any
command until this condition has been met.
For more details, see Figure 11.
a
HIGH-to-LOW
STOP Condition
All communications are terminated by a
STOP condition, which is a LOW-to-HIGH
transition of SDA when SCL is HIGH. The
STOP condition is also used by the
SA24C1024 to place the device in the
standby power mode. For more details, see
Figure 11.
SA24C1024 Array Addressing
During Read/Write operations, addressing
the EEPROM memory array involves
providing the Slave address with the Most
Significant Address bit (add16), as well as
two address bytes, Word Address 1 and
Word Address 0. The Word Address 1 byte
contains the 8 MSBs of the array address,
while the Word Address 0 byte contains
the 8 LSBs of the array address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA24C1024LEN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA24C1024LMW | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA24C1024LEMF | TRANS PNP W/RES 160HFE SSMINI 3P |
| SA24C1024 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SA24C1024LENFX | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA24C1024LEMWF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEMWFX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEMWX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LEN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1024Kb EEPROM IIC |
| SA24C1024LENF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1024Kb EEPROM IIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。