
128 KByte Flash Module (S12XFTMR128K1V1)
S12XS Family Reference Manual, Rev. 1.13
572
Freescale Semiconductor
All assigned bits in the FERCNFG register are readable and writable.
19.3.2.7
Flash Status Register (FSTAT)
The FSTAT register reports the operational status of the Flash module.
CCIF, ACCERR, and FPVIOL bits are readable and writable, MGBUSY and MGSTAT bits are readable
but not writable, while remaining bits read 0 and are not writable.
Offset Module Base + 0x0005
76543210
R
0
DFDIE
W
Reset
00000000
= Unimplemented or Reserved
Figure 19-10. Flash Error Conguration Register (FERCNFG)
Table 19-14. FERCNFG Field Descriptions
Field
Description
1
DFDIE
Double Bit Fault Detect Interrupt Enable — The DFDIE bit controls interrupt generation when a double bit fault
is detected during a Flash block read operation.
0 DFDIF interrupt disabled
0
SFDIE
Single Bit Fault Detect Interrupt Enable — The SFDIE bit controls interrupt generation when a single bit fault
is detected during a Flash block read operation.
Offset Module Base + 0x0006
76543210
R
CCIF
0
ACCERR
FPVIOL
MGBUSY
RSVD
MGSTAT[1:0]
W
Reset
100000
01
1 Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence (see Section 19.6). = Unimplemented or Reserved
Figure 19-11. Flash Status Register (FSTAT)