- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄372098 > S83C654IBPN (NXP Semiconductors N.V.) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號(hào)： | S83C654IBPN |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 連接器附件 |
| 文件頁(yè)數(shù)： | 9/28頁(yè) |
| 文件大?。?/td> | 480K |
| 代理商： | S83C654IBPN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
Philips Semiconductors
Product specification
87C654
CMOS single-chip 8-bit microcontroller
1996 Aug 16
9
OSCILLATOR
CHARACTERISTICS
XTAL1 and XTAL2 are the input and output,
respectively, of an inverting amplifier. The
pins can be configured for use as an on-chip
oscillator, as shown in the Logic Symbol.
To drive the device from an external clock
source, XTAL1 should be driven while XTAL2
is left unconnected. There are no
requirements on the duty cycle of the
external clock signal, because the input to
the internal clock circuitry is through a
divide-by-two flip-flop. However, minimum
and maximum high and low times specified in
the data sheet must be observed.
Reset
A reset is accomplished by holding the RST
pin high for at least two machine cycles (24
oscillator periods), while the oscillator is
running. To insure a good power-on reset, the
RST pin must be high long enough to allow
the oscillator time to start up (normally a few
milliseconds) plus two machine cycles. At
power-on, the voltage on V
CC
and RST must
come up at the same time for a proper
start-up.
Idle Mode
In the idle mode, the CPU puts itself to sleep
while all of the on-chip peripherals stay
active. The instruction to invoke the idle
mode is the last instruction executed in the
normal operating mode before the idle mode
is activated. The CPU contents, the on-chip
RAM, and all of the special function registers
remain intact during this mode. The idle
mode can be terminated either by any
enabled interrupt (at which time the process
is picked up at the interrupt service routine
and continued), or by a hardware reset which
starts the processor in the same manner as a
power-on reset.
Power-Down Mode
In the power-down mode, the oscillator is
stopped and the instruction to invoke
power-down is the last instruction executed.
Only the contents of the on-chip RAM are
preserved. A hardware reset is the only way
to terminate the power-down mode. The
control bits for the reduced power modes are
in the special function register PCON. Table 2
shows the state of the I/O ports during low
current operating modes.
I
2
C SERIAL
COMMUNICATION—SIO1
The I
2
C serial port is identical to the I
2
C
serial port on the 8XC552. The operation of
this subsystem is described in detail in the
8XC552 section of this manual.
Note that in both the 8XC652/4 and the
8XC552 the I
2
C pins are alternate functions
to port pins P1.6 and P1.7. Because of this,
P1.6 and P1.7 on these parts do not have a
pull-up structure as found on the 80C51.
Therefore P1.6 and P1.7 have open drain
outputs on the 8XC652/4.
Table 2. External Pin Status During Idle and Power-Down Mode
MODE
PROGRAM
MEMORY
ALE
PSEN
PORT 0
PORT 1
PORT 2
PORT 3
Idle
Internal
1
1
Data
Data
Data
Data
Idle
External
1
1
Float
Data
Address
Data
Power-down
Internal
0
0
Data
Data
Data
Data
Power-down
External
0
0
Float
Data
Data
Data
Serial Control Register (S1CON) – See Table 3
S1CON (D8H)
CR2
ENS1
STA
STO
SI
AA
CR1
CR0
Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.
Table 3. Serial Clock Rates
BIT FREQUENCY (kHz) AT f
OSC
6MHz
12MHz
CR2
CR1
CR0
16MHz
20MHz
f
OSC
DIVIDED BY
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
23
27
47
54
62.5
75
12.5
100
200
1
62.5
71
83.3
100
17
133
1
267
1
78
89
1
104
1
125
1
21
166
1
334
1
256
224
192
160
960
120
60
31.25
37
6.25
50
100
0.25 < 62.5
0 to 255
0.5 < 62.5
0 to 254
0.65 < 55.6
0 to 253
0.81 < 69.4
0 to 253
96
×
(256 – (reload value Timer 1))
(Reload value range: 0 – 254 in mode 2)
NOTES:
1. These frequencies exceed the upper limit of 100kHz of the I
2
C-bus specification and cannot be used in an I
2
C-bus application.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S87C654-4A44 | CMOS single-chip 8-bit microcontroller |
| S87C654-4B44 | CMOS single-chip 8-bit microcontroller |
| S87C654-4N40 | CMOS single-chip 8-bit microcontroller |
| S87C654-8F40 | CMOS single-chip 8-bit microcontroller |
| S87C654-8N40 | CMOS single-chip 8-bit microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S83C654IFAA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| S83C654IFBB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| S83C654IFPN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| S83C751-1A28 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, I2C, low pin count |
| S83C751-1DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, I2C, low pin count |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。