国产肥熟在线高清观看,欧美又大又粗又爽视频

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25635 > S83C154DCXXX-12 (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44 PDF資料下載

型號：	S83C154DCXXX-12
廠商：	TEMIC SEMICONDUCTORS
元件分類：	微控制器/微處理器
英文描述：	8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
文件頁數(shù)：	907/1021頁
文件大?。?/td>	15196K
代理商：	S83C154DCXXX-12

32072H–AVR32–10/2012

AT32UC3A3

Security Features

Countermeasures

The AES also features hardware countermeasures that can be useful to protect data against Dif-

ferential Power Analysis (DPA) attacks.

These countermeasures can be enabled through the Countermeasure Type field in the MR reg-

ister (MR.CTYPE). This field is write-only, and all changes to it are taken into account if, at the

same time, the Countermeasure Key field in the Mode Register (MR.CKEY) is correctly written

(see the Mode Register (MR) description in Section 33.5.2).

Enabling countermeasures has an impact on the AES encryption/decryption throughput.

By default, all the countermeasures are enabled.

The best throughput is achieved with all the countermeasures disabled. On the other hand, the

best protection is achieved with all of them enabled.

The Random Number Generator Seed Loading bit in the CR register (CR.LOADSEED) allows a

new seed to be loaded in the embedded random number generator used for the different

countermeasures.

Unspecified register access detection

When an unspecified register access occurs, the Unspecified Register Detection Status bit in

the ISR register (ISR.URAD) is set to one. Its source is then reported in the Unspecified Register

Access Type field in the ISR register (ISR.URAT). Only the last unspecified register access is

available through the ISR.URAT field.

Several kinds of unspecified register accesses can occur when:

Writing the IDATAnR registers during the data processing in DMA mode

Reading the ODATAnR registers during data processing

Writing the MR register during data processing

Reading the ODATAnR registers during sub-keys generation

Writing the MR register during sub-keys generation

Reading an write-only register

The ISR.URAD bit and the ISR.URAT field can only be reset by the Software Reset bit in the CR

相關(guān)PDF資料	PDF描述
S83C154DXXX-12	8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
SC80C52XXX-12SV	8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
MR80C52CXXX-12/883:D	8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MC80C52EXXX-12SC	8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
MD80C52TXXX-16SHXXX:D	8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
S83C154D-L16	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S83C154DT-12	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S83C154DT-16	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S83C154DT-20	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S83C154DT-25	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝