42
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
10.
I/O Ports
10.1
Overview
All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the
direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and
CBI instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up
resistors. Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin
driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a
supply-voltage invariant resistance. All I/O pins have protection diodes to both VCC and Ground as indicated in Figure 10- Figure 10-1. I/O Pin Equivalent Schematic
All registers and bit references in this section are written in general form. A lower case “x” represents the numbering letter
for the port, and a lower case “n” represents the bit number. However, when using the register or bit defines in a program,
the precise form must be used. For example, PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn.
Four I/O memory address locations are allocated for each port, one each for the Data Register – PORTx, Data Direction
Register – DDRx, Pull-up Enable Register – PUEx, and the Port Input Pins – PINx. The Port Input Pins I/O location is
read only, while the Data Register, the Data Direction Register, and the Pull-up Enable Register are read/write. However,
writing a logic one to a bit in the PINx Register, will result in a toggle in the corresponding bit in the Data Register.
multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with
description of the alternate functions.
Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as
general digital I/O.
10.2
Ports as General Digital I/O
The ports are bi-directional I/O ports with optional internal pull-ups.
Figure 10-2 shows a functional description of one I/O-
port pin, here generically called Pxn.
C
pin
Logic
R
pu
See Figure
"General Digital I/O" for
Details
Pxn